riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix wrongly exported internal pin to the north side in H-Tree. 

* Bug: In cumulus/plugins.block.HTree._rrouteHTree(), on the top level
    H-Tree, draw a wire to the north side of the abutment box *only*
    if the root (usually clock) signal is *external*. It may be that
    it is *internal*, so must be routed as a normal one to the root of
    the tree.
This commit is contained in:
Jean-Paul Chaput 2021-11-14 23:20:33 +01:00
parent 68ae46ef20
commit d72ccca88e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
cumulus/src/plugins/alpha/block/htree.py
View File

@ -185,7 +185,7 @@ class HTree ( object ):
self._connectLeaf( qt.br, ckNet, rightContact, brContact, rightX, blY ) self._connectLeaf( qt.br, ckNet, rightContact, brContact, rightX, blY )
if qt.isRoot(): if qt.isRoot():
ckNet = self.treeNet ckNet = self.treeNet
if not self.spares.conf.isCoreBlock: if not self.spares.conf.isCoreBlock and ckNet.isExternal():
trace( 550, '\tRemoving any previous pin...\n' ) trace( 550, '\tRemoving any previous pin...\n' )
pins = [] pins = []
for pin in ckNet.getPins(): pins.append( pin ) for pin in ckNet.getPins(): pins.append( pin )