riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Forgot to update root clocktree wiring for block-only routing.

This commit is contained in:
Jean-Paul Chaput 2021-04-10 19:41:30 +02:00
parent 3276950ec4
commit d3ee38b01e
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cumulus/src/plugins/alpha/block/clocktree.py
View File

@ -175,8 +175,8 @@ class ClockTree ( object ):
pin.destroy()
layerGauge = gaugeConf.vRoutingGauge
rootContact = gaugeConf.rpAccessByPlugName( qt.buffer, bufferConf.input, ckNet, 0 )
x = gaugeConf.getNearestVerticalTrack ( qt.area, rootContact.getX(), 0 )
y = gaugeConf.getNearestHorizontalTrack( qt.area, rootContact.getY(), 0 )
x = gaugeConf.getNearestVerticalTrack ( rootContact.getX(), 0 )
y = gaugeConf.getNearestHorizontalTrack( rootContact.getY(), 0 )
rootPin = Pin.create( ckNet
, ckNet.getName()+'.0'
, Pin.Direction.NORTH