riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

correct bug in constant generation

This commit is contained in:
Roselyne Chotin 2013-08-02 12:36:01 +00:00
parent ce5b06cccc
commit c5270ec605
2 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
stratus1/src/stratus/st_const.py
View File

@ -194,7 +194,8 @@ class Constant ( Model ) :
if (nbint < 0): if (nbint < 0):
string = '1' + bin(nbint & (2**(nbit+1)-1))[2:] string = '1' + bin(nbint & (2**(nbit+1)-1))[2:]
else: else:
string = '0' + bin(nbint)[2:] tmp = bin(nbint)[2:]
string = '0'*(nbit - len(tmp)) + tmp
return string return string

2
stratus1/src/stratus/st_net.py
View File

@ -180,7 +180,7 @@ class net :
} }
else : else :
inst_name = Constant.getModelName ( constParam ) inst_name = Constant.getModelName ( constParam )
map_cst = { 'output0': cell._TAB_NETS_OUT[num_net] map_cst = { 'o': cell._TAB_NETS_OUT[num_net]
, 'vdd': cell._st_vdds[0] , 'vdd': cell._st_vdds[0]
, 'vss': cell._st_vsss[0] , 'vss': cell._st_vsss[0]
} }