riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Duplicated ".spi" targets in pnrcheck designflow.

This commit is contained in:
Jean-Paul Chaput 2023-11-22 16:49:13 +01:00
parent db444314c8
commit bcdda98806
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
cumulus/src/designflow/pnrcheck.py
View File

@ -29,8 +29,7 @@ def mkRuleSet ( callerGlobals, vlogDesignName, flags=0, extraRtlDepends=[], extr
if not (flags & NoSynthesis): if not (flags & NoSynthesis):
ruleYosys = Yosys .mkRule( 'yosys', vlogDesignName+'.v' ) ruleYosys = Yosys .mkRule( 'yosys', vlogDesignName+'.v' )
ruleB2V = Blif2Vst.mkRule( 'b2v' , [ vhdlDesignName+'.vst' ruleB2V = Blif2Vst.mkRule( 'b2v' , [ vhdlDesignName+'.vst' ]
, vlogDesignName+'.spi' ]
, [ruleYosys] , [ruleYosys]
, flags=0 ) , flags=0 )
rtlDepends = [ ruleB2V ] rtlDepends = [ ruleB2V ]