riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

blif2vst.py naming of components needs to be munged 

https://gitlab.lip6.fr/vlsi-eda/coriolis/-/issues/36

Signed-off-by: Luke Kenneth Casson Leighton <lkcl@lkcl.net>
This commit is contained in:
Luke Kenneth Casson Leighton 2021-04-16 12:41:39 +00:00
parent 628ff1ae06
commit aeb9d7d4e5
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
cumulus/src/tools/blif2vst.py
View File

@ -31,10 +31,10 @@ def renameNMigen( occurrence ):
replName = origName.replace( '$$', '_unm' )
if not masterCell.isTerminalNetlist() and not replName.startswith('cmpt_'):
replName = 'cmpt_' + replName
#for letter in 'ABCDEFGHIJKLMNOPQRSTUVWXYZ':
# replName = replName.replace(letter, '{}u'.format(letter))
for letter in 'ABCDEFGHIJKLMNOPQRSTUVWXYZ':
replName = replName.replace(letter, letter.lower())
if origName != replName:
print( ' - "{}" => "{}"'.format(origName,replName) )
print( ' - "{}" => "{}"'.format(origName, replName) )
masterCell.setName( replName )