riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bug, forgotten self in block.Side (thanks LKCL).

This commit is contained in:
Jean-Paul Chaput 2020-08-07 13:35:53 +02:00
parent 77a41674bc
commit a91b92acfa
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cumulus/src/plugins/alpha/block/block.py
View File

@ -214,8 +214,8 @@ class Side ( object ):
.format(pinName)
, '(y:{}, yAB: [{}:{}])' \
.format( DbU.getValueString(pinPos.getY())
, DbU.getValueString(block.state.yMin)
, DbU.getValueString(block.state.yMax)) ] ))
, DbU.getValueString(self.block.state.yMin)
, DbU.getValueString(self.block.state.yMax)) ] ))
status += 1
trace( 550, '\tIoPin.place() E/W @{} "{}" of "{}".\n'.format(pinPos,pinName,net) )
pin = Pin.create( net