riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

In designflow.technos.setupCMOS(), more relaxed clock name pattern.

This commit is contained in:
Jean-Paul Chaput 2023-09-30 21:58:44 +02:00
parent a07fa9a1ec
commit 9bf25c28bf
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
cumulus/src/designflow/technos.py
View File

@ -69,7 +69,7 @@ def setupCMOS ( checkToolkit=None ):
Viewer.Graphics.setStyle( 'Alliance.Classic [black]' )
af = CRL.AllianceFramework.get()
env = af.getEnvironment()
env.setCLOCK( '^ck$|m_clock|^clk$' )
env.setCLOCK( '^ck$|m_clock|^clk' )
env.addSYSTEM_LIBRARY( library=(Where.checkToolkit / 'cells' / 'niolib').as_posix()
, mode =CRL.Environment.Append )