riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Make RF1 support different slice height. 

* Change: In Stratus1, in dpgen_RF1.py, the slice height was hardcoded
    to 50 lambda (sxlib). Now extract the height on the fly from a
    cell.
This commit is contained in:
Jean-Paul Chaput 2016-04-22 22:08:38 +02:00
parent 09e5784bc4
commit 96add8871e
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
stratus1/src/dpgen/dpgen_RF1.py
View File

@ -1180,7 +1180,8 @@ class top_rf1 ( Model ) :
hbuf = 2 # hauteur des buffers (2 ou 4 slices) : non utilise
HCELL = 50
#HCELL = 50
HCELL = DbU.toLambda( self.In[0]._hur_masterCell.getAbutmentBox().getHeight() )
## Placement des lignes de bit en dessous des buffers ##
bottom = 0
@ -1352,7 +1353,7 @@ class top_rf1 ( Model ) :
# Sixieme ligne
bottom = ( nbit + nbitu + hbuf + 5 ) * HCELL
Place ( self.Pr[nword - 1] , SYMXY, XY ( 50, bottom ) )
Place ( self.Pr[nword - 1] , SYMXY, XY ( HCELL, bottom ) )
for j in range ( 1, half ) : PlaceRight ( self.Pr[nword - 1 - j], SYM_Y )