riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

repeat debug information when net direction changes 

some debug info is printed out if an OUTPUT net direction is reversed
repeated the same code for an INPUT net
This commit is contained in:
Luke Kenneth Casson Leighton 2021-05-27 13:57:08 +00:00
parent 5b6bc7c91b
commit 93ac03af07
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
crlcore/src/ccore/toolbox/ToolBox.cpp
View File

@ -677,6 +677,17 @@ void ConnectPlugHooks(Cell* cell)
, sinks , sinks
) << endl; ) << endl;
net->setDirection( Net::Direction::DirIn ); net->setDirection( Net::Direction::DirIn );
for ( Occurrence occurrence : HyperNet(Occurrence(net)).getComponentOccurrences() ) {
Plug* plug = dynamic_cast<Plug*>( occurrence.getEntity() );
if (plug) {
cerr << " | " << occurrence.getPath().getCompactString(false)
<< "." << plug->getInstance()->getName()
<< ":" << plug->getMasterNet()->getName()
<< " (" << plug->getMasterNet()->getCell()->getName() << ")" << endl;
} else {
cerr << " | " << occurrence << endl;
}
}
} }
continue; continue;
} }