riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Missing BigVia import and some typos.

This commit is contained in:
Jean-Paul Chaput 2022-04-03 13:19:49 +02:00
parent 4ffd91822f
commit 908231c4c4
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
cumulus/src/plugins/alpha/chip/__init__.py
View File

@ -31,6 +31,7 @@ from CRL import RoutingGauge, RoutingLayerGauge
from helpers import trace, l, u, n, onFGrid from helpers import trace, l, u, n, onFGrid
from helpers.io import ErrorMessage, WarningMessage from helpers.io import ErrorMessage, WarningMessage
from helpers.overlay import UpdateSession from helpers.overlay import UpdateSession
from plugins.alpha.block.bigvia import BigVia
North = 0x0001 North = 0x0001
@ -243,7 +244,7 @@ class CoreWire ( object ):
, xPadMin , xPadMin
, xJumpMin , xJumpMin
) )
trace( 550, '\tChipl1: %s\n' % str(Chipl1) ) trace( 550, '\thChip1: %s\n' % str(hChip1) )
hChip2 = Horizontal.create( self.chipNet hChip2 = Horizontal.create( self.chipNet
, self.padSegment.getLayer() , self.padSegment.getLayer()
, self.bbSegment.getCenter().getY() , self.bbSegment.getCenter().getY()