riscv
/
coriolis
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Make RF1 support different slice height.

This commit is contained in:
Jean-Paul Chaput 2016-04-24 16:27:38 +02:00
parent 5fba1d2548
commit 8fc4056a7a
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
stratus1/src/dpgen/dpgen_RF2.py
View File

@ -939,7 +939,8 @@ class top_rf2 ( Model ) :
def Layout ( self, nbit, nword, type ) : def Layout ( self, nbit, nword, type ) :
global adrange global adrange
HCELL = 50 #HCELL = 50
HCELL = DbU.toLambda( self.In[0]._hur_masterCell.getAbutmentBox().getHeight() )
# placement des lignes de bit en dessous des buffers # placement des lignes de bit en dessous des buffers
bottom = 0 bottom = 0