riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix left/right pin connection. 

Made code look like North/South pins.
I am not sure these are needed anyway.
This commit is contained in:
Staf Verhaegen 2022-11-28 13:27:59 +01:00
parent 047eb4cc78
commit 8ebd0954e5
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cumulus/src/plugins/alpha/chip/__init__.py
View File

@ -333,10 +333,10 @@ class CoreWire ( object ):
, DbU.fromLambda( 1.0 ) , DbU.fromLambda( 1.0 )
, self.bbSegment.getHeight() , self.bbSegment.getHeight()
) )
hChipBb = hChip.getBoundingBox( padLayer ) hChipBb = hChip.getBoundingBox()
vStrapBb.merge( vStrapBb.getXMin(), hChipBb.getYMin() ) vStrapBb.merge( vStrapBb.getXMin(), hChipBb.getYMin() )
vStrapBb.merge( vStrapBb.getXMin(), hChipBb.getYMax() ) vStrapBb.merge( vStrapBb.getXMin(), hChipBb.getYMax() )
hCoronaBb = hCorona.getBoundingBox( padLayer ) hCoronaBb = hCorona.getBoundingBox()
self.conf.icorona.getTransformation().applyOn( hCoronaBb ) self.conf.icorona.getTransformation().applyOn( hCoronaBb )
vStrapBb.merge( vStrapBb.getXMin(), hCoronaBb.getYMin() ) vStrapBb.merge( vStrapBb.getXMin(), hCoronaBb.getYMin() )
vStrapBb.merge( vStrapBb.getXMin(), hCoronaBb.getYMax() ) vStrapBb.merge( vStrapBb.getXMin(), hCoronaBb.getYMax() )