riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add a verbose option to ToolEngine, don't always display infos.

This commit is contained in:
Jean-Paul Chaput 2023-03-28 16:06:49 +02:00
parent 23c0c24c0f
commit 5afb4cabe9
2 changed files with 11 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
crlcore/src/ccore/ToolEngine.cpp
View File

@ -191,8 +191,9 @@ namespace CRL {
bool ToolEngine::_inDestroyAll = false;
ToolEngine::ToolEngine ( Cell* cell )
ToolEngine::ToolEngine ( Cell* cell, bool verbose )
: Super()
, _verbose (verbose)
, _cell (cell)
, _placementModificationFlag(0)
, _routingModificationFlag (0)
@ -219,11 +220,13 @@ namespace CRL {
put( enginesRelation );
cmess1 << " o Creating ToolEngine<" << getName() << "> for Cell <"
<< _cell->getName() << ">" << endl;
cmess1 << Dots::asString( " - Initial memory"
, Timer::getStringMemory(Timer::getMemorySize()) ) << endl;
if (_verbose) {
cmess1 << " o Creating ToolEngine<" << getName() << "> for Cell <"
<< _cell->getName() << ">" << endl;
cmess1 << Dots::asString( " - Initial memory"
, Timer::getStringMemory(Timer::getMemorySize()) ) << endl;
}
}

3
crlcore/src/ccore/crlcore/ToolEngine.h
View File

@ -81,13 +81,14 @@ namespace CRL {
protected:
Cell* _cell;
private:
bool _verbose;
unsigned int _placementModificationFlag;
unsigned int _routingModificationFlag;
bool _inRelationDestroy;
Timer _timer;
uint32_t _passNumber;
protected:
ToolEngine ( Cell* cell );
ToolEngine ( Cell* cell, bool verbose=true );
virtual void _postCreate ();
virtual void _preDestroy ();
protected: