riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

* Bug: In cumulus/plugins.chip.configuration, check that the core 

height is a multiple of sliceHeight. Otherwise, in some situations,
    fixed cell may peek out of the placement area, triggering
    Coloquinte assert (which says that the top of the cell is *above*
    the top row).
This commit is contained in:
Jean-Paul Chaput 2020-12-27 12:43:26 +01:00
parent e3803d28d7
commit 57432bbb50
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
cumulus/src/plugins/alpha/chip/configuration.py
View File

@ -194,6 +194,9 @@ class ChipConf ( BlockConf ):
self.coreSize = (ab.getWidth(), ab.getHeight()) self.coreSize = (ab.getWidth(), ab.getHeight())
trace( 550, '\tSetting CORE abutment box:{}\n'.format(ab) ) trace( 550, '\tSetting CORE abutment box:{}\n'.format(ab) )
self.core.setAbutmentBox( Box( 0, 0, ab.getWidth(), ab.getHeight() ) ) self.core.setAbutmentBox( Box( 0, 0, ab.getWidth(), ab.getHeight() ) )
self.coreSize = ( self.coreSize[0] - self.coreSize[0] % self.sliceStep
, self.coreSize[1] - self.coreSize[1] % self.sliceHeight )
self.core.setAbutmentBox( Box( 0, 0, self.coreAb.getWidth(), self.coreAb.getHeight() ) )
trace( 550, '\tCORE ab:{}\n'.format(self.coreAb) ) trace( 550, '\tCORE ab:{}\n'.format(self.coreAb) )
coreX = (self.coronaAb.getWidth () - self.coreAb.getWidth ()) / 2 coreX = (self.coronaAb.getWidth () - self.coreAb.getWidth ()) / 2
trace( 550, '\tCore X, {} '.format(DbU.getValueString(coreX)) ) trace( 550, '\tCore X, {} '.format(DbU.getValueString(coreX)) )