riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix use of bitwise and instead of logical one.

This commit is contained in:
Jean-Paul Chaput 2023-09-21 12:19:17 +02:00
parent ad53372253
commit 3d8d737aaf
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
anabatic/src/Dijkstra.cpp
View File

@ -690,10 +690,10 @@ namespace Anabatic {
bool Vertex::isH () const bool Vertex::isH () const
{ {
GCell* gcell = getGCell(); GCell* gcell = getGCell();
if (gcell->isDevice()) return isiHorizontal(); if ( gcell->isDevice()) return isiHorizontal();
else if ((gcell->isHChannel())||(gcell->isHRail())) return true; else if ((gcell->isHChannel()) or (gcell->isHRail())) return true;
else if (gcell->isStrut()| gcell->isMatrix() ) return ((gcell->getWidth() > gcell->getHeight())||(gcell->getWidth() == gcell->getHeight())); else if ( gcell->isStrut() or gcell->isMatrix()) return ((gcell->getWidth() > gcell->getHeight())||(gcell->getWidth() == gcell->getHeight()));
else return false; else return false;
} }