riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Typo in error message.

This commit is contained in:
Jean-Paul Chaput 2021-09-30 20:00:24 +02:00
parent 0d473e18c0
commit 35c44f8b81
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
crlcore/src/ccore/toolbox/ToolBox.cpp
View File

@ -783,12 +783,13 @@ void ConnectPlugHooks(Cell* cell)
cerr << Error( "SubNetNames::match(): std::stoi() catched an exception on \"%s\"."
, sindex.c_str() ) << endl;
}
cerr << "true" << endl;
return true;
} else {
if (code == REG_NOMATCH) {
size_t pos = s.find( '(' );
if (pos != string::npos) {
cerr << Error( "SubNetNames::match(): Strange CHDL signal name \"%s\"."
cerr << Error( "SubNetNames::match(): Strange VHDL signal name \"%s\"."
, s.c_str() ) << endl;
}
} else {
@ -801,6 +802,7 @@ void ConnectPlugHooks(Cell* cell)
}
_base = s;
_index = -1;
cerr << "false" << endl;
return false;
}