riscv
/
coriolis
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Do not generate IEEE VHDL when driving vst files (silly me).

This commit is contained in:
Jean-Paul Chaput 2015-05-21 14:55:38 +02:00
parent b1ca43fd57
commit 20ac9080d6
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
crlcore/src/ccore/alliance/vst/VstDriver.cpp
View File

@ -39,7 +39,10 @@ namespace CRL {
void vstDriver ( const string cellPath, Cell *cell, unsigned int &saveState ) void vstDriver ( const string cellPath, Cell *cell, unsigned int &saveState )
{ {
NamingScheme::toVhdl( cell, NamingScheme::FromVerilog ); NamingScheme::toVhdl( cell, NamingScheme::FromVerilog );
Vhdl::Entity* vhdlEntity = Vhdl::EntityExtension::create( cell, Vhdl::Entity::EntityMode|Vhdl::Entity::IeeeMode ); Vhdl::Entity* vhdlEntity = Vhdl::EntityExtension::create( cell
, Vhdl::Entity::EntityMode
//| Vhdl::Entity::IeeeMode
);
string celltest = cellPath; string celltest = cellPath;
ofstream ccelltest ( celltest.c_str() ); ofstream ccelltest ( celltest.c_str() );