riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Gestion of vdd/vss step two ...

This commit is contained in:
Sophie Belloeil 2010-09-06 11:22:30 +00:00
parent afe83178ae
commit 1ee7622af9
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
stratus1/src/stratus/st_model.py
View File

@ -156,16 +156,16 @@ class Model :
try: try:
netVdd = iter(hurCell.getPowerNets()).next() netVdd = iter(hurCell.getPowerNets()).next()
self._st_vdds.append ( VddInFromHur ( netVdd ) )
except StopIteration: except StopIteration:
print "[Stratus Warning] : Cell", self._name, "does not have a vdd port." print "[Stratus Warning] : Cell", self._name, "does not have a vdd port."
pass pass
try: try:
netVss = iter(hurCell.getGroundNets()).next() netVss = iter(hurCell.getGroundNets()).next()
self._st_vsss.append ( VssInFromHur ( netVss ) )
except StopIteration: except StopIteration:
print "[Stratus Warning] : Cell", self._name, "does not have a vss port." print "[Stratus Warning] : Cell", self._name, "does not have a vss port."
pass pass
if netVdd != None : self._st_vdds.append ( VddInFromHur ( netVdd ) )
if netVss != None : self._st_vsss.append ( VssInFromHur ( netVss ) )
self._st_cks = [] self._st_cks = []