riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Hack left/right pin drawing 

This is assumed to only fix symptoms, not the real problem.
This commit is contained in:
Staf Verhaegen 2022-11-28 15:36:46 +01:00
parent 8ebd0954e5
commit 1262f65eec
1 changed files with 24 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
cumulus/src/plugins/alpha/chip/__init__.py
View File

@ -281,13 +281,29 @@ class CoreWire ( object ):
, wwidthM5
)
else:
hChip = Horizontal.create( self.chipNet
, self.padSegment.getLayer()
, self.bbSegment.getCenter().getY()
, self.bbSegment.getHeight()
, xPadMin
, xPadMax
)
# hChip = Horizontal.create( self.chipNet
# , self.padSegment.getLayer()
# , self.bbSegment.getCenter().getY()
# , self.bbSegment.getHeight()
# , xPadMin
# , xPadMax
# )
if self.side == West:
hChip = Horizontal.create( self.chipNet
, self.padSegment.getLayer()
, self.bbSegment.getCenter().getY()
, self.bbSegment.getHeight()
, xPadMin
, xPadMax
)
else:
hChip = Horizontal.create( self.chipNet
, self.padSegment.getLayer()
, self.bbSegment.getCenter().getY()
, self.bbSegment.getHeight()
, xPadMin + 3*vPitch
, xPadMax
)
trace( 550, '\tself.arraySize: %s\n' % str(self.arraySize) )
if self.arraySize:
contacts = self.conf.coronaContactArray( self.chipNet
@ -314,7 +330,7 @@ class CoreWire ( object ):
vStrapBb = contact.getBoundingBox( padLayer )
coronaTransf.applyOn( vStrapBb )
if self.arraySize:
if self.side == West: xContact = min( xContact, vStrapBb.getXMin() )
if self.side == West: xContact = min( xContact, vStrapBb.getXMin() - vPitch )
else: xContact = max( xContact, vStrapBb.getXMax() )
hCorona = self.conf.coronaHorizontal( self.chipNet
, self.symSegmentLayer