riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/oroshi/doc/latex/annotated.tex

9 lines
1.4 KiB
TeX
Raw Normal View History

Analog integration part II. Analog place & route (slicing tree). * Change: In Hurricane::CellWidget, set the minimal size to 350 pixels to fit my normal DPI secondary screen... * Change: In Hurricane::Error(), reactivate the backtrace generation by default. Seriously slow down the program each time an Error is to be constructed. * Bug: In Analog::Device::preCreate(), check for NULL Technology before attempting to use it. * Change: In Hurricane/Analog, remove all '*Arguments*' classes and their Python interface. It was an obsoleted way of passing devices parameters to the Python layout generators (located in Oroshi). Now we just get them straight from the Device with the getParamter() method. * Change: In CRL::System CTOR, add Python pathes for Oroshi & Karakaze. * Change: In Oroshi/Python/WIP_*.py layout generator scripts, remove all uses of the "Arguments". Directly access the parameters through the device itself. Make the checkCoherency() with identical arguments as of layout(). * New: Bora tool that performs analog place & route. Based on a slicing tree representation. It is the thesis work of Eric Lao. Code beautyfication and some programming cleanup. * New: Karakaze tool, provide the Python base class AnalogDesign used to build an analog design. Create/configure devices and assemble them in a slicing tree. * Change: In Unicorn/cgt.py, display the stack trace in case of an ImportError exception as well as for other exceptions. Add Bora to the set for included tool engines.
2018-10-18 11:10:01 -05:00
\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
Full update of the generated documentation.
2020-04-27 07:14:03 -05:00
\item\contentsline{section}{\mbox{\hyperlink{classpython_1_1capacitormatrix_1_1CapacitorStack}{Capacitor\+Stack}} \\*Draws the layout of a compact capacitor or a matrix of adjacent identical capacitors }{\pageref{classpython_1_1capacitormatrix_1_1CapacitorStack}}{}
\item\contentsline{section}{\mbox{\hyperlink{classpython_1_1capacitorunit_1_1CapacitorUnit}{Capacitor\+Unit}} \\*Draws a capacitor of type Poly-\/\+Poly or Metal-\/\+Metal in 350 nm A\+MS C\+M\+OS technology }{\pageref{classpython_1_1capacitorunit_1_1CapacitorUnit}}{}
\item\contentsline{section}{\mbox{\hyperlink{classpython_1_1capacitorrouted_1_1RoutMatchedCapacitor}{Rout\+Matched\+Capacitor}} \\*Routs two matched capacitors, C1 and C2, drawn in a capacitor matrix }{\pageref{classpython_1_1capacitorrouted_1_1RoutMatchedCapacitor}}{}
\item\contentsline{section}{\mbox{\hyperlink{classpython_1_1stack_1_1Stack}{Stack}} \\*Draw a \mbox{\hyperlink{classpython_1_1stack_1_1Stack}{Stack}} of Transistors }{\pageref{classpython_1_1stack_1_1Stack}}{}
\item\contentsline{section}{\mbox{\hyperlink{classpython_1_1capacitorvrtracks_1_1VerticalRoutingTracks}{Vertical\+Routing\+Tracks}} \\*Route two matched capacitors, C1 and C2, drawn in a capacitor matrix }{\pageref{classpython_1_1capacitorvrtracks_1_1VerticalRoutingTracks}}{}
Analog integration part II. Analog place & route (slicing tree). * Change: In Hurricane::CellWidget, set the minimal size to 350 pixels to fit my normal DPI secondary screen... * Change: In Hurricane::Error(), reactivate the backtrace generation by default. Seriously slow down the program each time an Error is to be constructed. * Bug: In Analog::Device::preCreate(), check for NULL Technology before attempting to use it. * Change: In Hurricane/Analog, remove all '*Arguments*' classes and their Python interface. It was an obsoleted way of passing devices parameters to the Python layout generators (located in Oroshi). Now we just get them straight from the Device with the getParamter() method. * Change: In CRL::System CTOR, add Python pathes for Oroshi & Karakaze. * Change: In Oroshi/Python/WIP_*.py layout generator scripts, remove all uses of the "Arguments". Directly access the parameters through the device itself. Make the checkCoherency() with identical arguments as of layout(). * New: Bora tool that performs analog place & route. Based on a slicing tree representation. It is the thesis work of Eric Lao. Code beautyfication and some programming cleanup. * New: Karakaze tool, provide the Python base class AnalogDesign used to build an analog design. Create/configure devices and assemble them in a slicing tree. * Change: In Unicorn/cgt.py, display the stack trace in case of an ImportError exception as well as for other exceptions. Add Bora to the set for included tool engines.
2018-10-18 11:10:01 -05:00
\end{DoxyCompactList}