riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/bora/python/CMakeLists.txt

3 lines
75 B
CMake
Raw Normal View History

Various bug fixes for Analog P&R. OK for GM/Chamla & OTA/Miller. * Change: In CRL::RoutingLayerGauge::getHorizontalGauge(), when selecting the default gauge, try, if possible to avoid the PinOnly one. Same goes for the vertical one. * Bug: In Katana::TrackCost CTOR, symmetric track axis position was wrong, was using the reference instead of the symmetric. * Bug: In BoraEngine::updatePlacement(), set up the Dijkstra search halo to one pitch so it can use immediately neighboring channels. * New: In BoraEngine, added python startup hook like in Katana. Mainly to setup debug nets.
2019-11-13 16:31:51 -06:00
install ( FILES boraInit.py DESTINATION ${PYTHON_SITE_PACKAGES}/bora )