This website requires JavaScript.
Explore
Help
Sign In
riscv
/
caravel
mirror of
https://github.com/efabless/caravel.git
Watch
1
Star
0
Fork
You've already forked caravel
0
Code
Issues
Projects
Releases
Wiki
Activity
ededa9ed35
caravel
/
verilog
/
dv
/
caravel
History
manarabdelaty
856539ca59
Update storage testbench to work with one 2K block
2021-11-12 17:14:21 +02:00
..
mgmt_soc
Update storage testbench to work with one 2K block
2021-11-12 17:14:21 +02:00
defs.h
Update storage testbench to work with one 2K block
2021-11-12 17:14:21 +02:00
sections.lds
First major update; current code passes syntax checks in iverilog
2021-10-15 21:49:49 -04:00
spiflash.v
First major update; current code passes syntax checks in iverilog
2021-10-15 21:49:49 -04:00
start.s
First major update; current code passes syntax checks in iverilog
2021-10-15 21:49:49 -04:00
stub.c
Added and verified testbenches timer, timer2, uart, and user_pass_thru.
2021-10-18 21:53:09 -04:00
tbuart.v
Added and debugged two more testbenches, gpio_mgmt and hkspi.
2021-10-18 11:25:26 -04:00