Go to file
Tim Edwards cd68a2aeff Made several corrections to errors found in the netlists: (1)
Fixed rstb_h, which was being input to low-voltage blocks.  (2)
Fixed flash_csb_ieb_core and flash_clk_ieb_core, which were not
output from housekeeping as they should be;  the solution was
to tie the INP_DIS lines low at the pad by connecting them to
the TIE_LO_ESD line.  This should probably be addressed in
housekeeping but would change the current pinout.
2021-11-22 15:21:06 -05:00
def [DATA] Update caravel 2021-11-20 17:28:59 +02:00
doc Updated the floorplan. 2021-11-10 12:21:22 -05:00
gds [DATA] Update caravel 2021-11-20 17:28:59 +02:00
lef [DATA] Update HK module (li1 routing: 249um) 2021-11-20 15:13:16 +02:00
mag Made several corrections to errors found in the netlists: (1) 2021-11-22 15:21:06 -05:00
maglef [DATA] Update HK module (li1 routing: 249um) 2021-11-20 15:13:16 +02:00
openlane [DATA] Update caravel 2021-11-20 17:28:59 +02:00
scripts Replaced the gpio_defaults_block_0000.mag layout with gpio_defaults_block.mag 2021-11-20 13:43:49 -05:00
signoff [DATA] Update caravel 2021-11-20 17:28:59 +02:00
spi/lvs [DATA] Update caravel 2021-11-20 17:28:59 +02:00
verilog Made several corrections to errors found in the netlists: (1) 2021-11-22 15:21:06 -05:00
xschem Added the files for the simple_por block design, and placed the latest 2021-11-15 10:34:52 -05:00
Makefile Modified the Makefile so that "make lvs-gds-" works better (maybe 2021-11-11 08:48:14 -05:00
README.md Update README.md 2021-10-12 10:28:29 -07:00
info.yaml Modified the set_user_id script so that if it happens to be run on 2021-11-15 16:41:04 -05:00

README.md

caravel_openframe

This is an ongoing investigation regarding the creation of a new openframe based version of Caravel.

Link to schedule: https://plan.tomsplanner.com/public/caravel-openframe