|
def
|
[DATA] Add sdc/spef/sdf files for the gpio_defaults_block/chip_io/mgmt_protect blocks
|
2021-12-05 19:48:02 +02:00 |
|
doc
|
Updated the floorplan.
|
2021-11-10 12:21:22 -05:00 |
|
gds
|
[DATA] Update caravel_clocking module
|
2021-12-05 19:44:28 +02:00 |
|
lef
|
[DATA] Update caravel_clocking module
|
2021-12-05 19:44:28 +02:00 |
|
mag
|
A handful of changes/corrections: (1) Housekeeping signal "user_clock"
|
2021-12-06 19:38:24 -05:00 |
|
maglef
|
[DATA] Update caravel_clocking module
|
2021-12-05 19:44:28 +02:00 |
|
openlane
|
[DATA] Update caravel_clocking module
|
2021-12-05 19:44:28 +02:00 |
|
scripts
|
Correction to the gen_gpio_defaults.py file, which was accidentally
|
2021-12-04 12:41:06 -05:00 |
|
sdc
|
[DATA] Add sdc/spef/sdf files for the gpio_defaults_block/chip_io/mgmt_protect blocks
|
2021-12-05 19:48:02 +02:00 |
|
sdf
|
[DATA] Add sdc/spef/sdf files for the gpio_defaults_block/chip_io/mgmt_protect blocks
|
2021-12-05 19:48:02 +02:00 |
|
signoff
|
[DATA] Update caravel_clocking module
|
2021-12-05 19:44:28 +02:00 |
|
spef
|
[DATA] Add sdc/spef/sdf files for the gpio_defaults_block/chip_io/mgmt_protect blocks
|
2021-12-05 19:48:02 +02:00 |
|
spi/lvs
|
[DATA] Update caravel_clocking module
|
2021-12-05 19:44:28 +02:00 |
|
verilog
|
Fixed one bad error in clock_div which had been done without my
|
2021-12-06 21:37:51 -05:00 |
|
xschem
|
Added the files for the simple_por block design, and placed the latest
|
2021-11-15 10:34:52 -05:00 |
|
.gitignore
|
added install_mcw make target
|
2021-11-24 09:23:58 -08:00 |
|
Makefile
|
Merge branch 'main' of https://github.com/efabless/caravel_openframe into main
|
2021-12-07 13:01:52 +02:00 |
|
README.md
|
Update README.md
|
2021-10-12 10:28:29 -07:00 |
|
info.yaml
|
Modified the set_user_id script so that if it happens to be run on
|
2021-11-15 16:41:04 -05:00 |
c178372fea