caravel/verilog
M0stafaRady ae249eb8db update sdf files location 2022-10-13 08:43:50 -07:00
..
dv update sdf files location 2022-10-13 08:43:50 -07:00
gl ~ regenerate chip_io netlist to fix missing power pins from constant blocks 2022-10-12 11:40:05 -07:00
rtl fix bug of wrapper ack 2022-10-11 06:02:44 -07:00
stubs [DATA] Add spare_logic_block 2021-11-24 20:36:23 +02:00