riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/verilog/gl/empty_macro_1.v

3 lines
35 B
Verilog
Raw Blame History

module empty_macro_1 ();
endmodule
Reference in New Issue View Git Blame Copy Permalink