mirror of https://github.com/efabless/caravel.git
201 lines
16 KiB
Plaintext
201 lines
16 KiB
Plaintext
****************************************
|
|
Report : analysis_coverage
|
|
-status_details {untested}
|
|
-sort_by slack
|
|
Design : caravel_clocking
|
|
Version: T-2022.03-SP3
|
|
Date : Tue Oct 18 15:38:18 2022
|
|
****************************************
|
|
|
|
Type of Check Total Met Violated Untested
|
|
--------------------------------------------------------------------------------
|
|
setup 59 39 ( 66%) 12 ( 20%) 8 ( 14%)
|
|
hold 59 51 ( 86%) 0 ( 0%) 8 ( 14%)
|
|
recovery 53 0 ( 0%) 0 ( 0%) 53 (100%)
|
|
removal 53 0 ( 0%) 0 ( 0%) 53 (100%)
|
|
min_pulse_width 170 120 ( 71%) 0 ( 0%) 50 ( 29%)
|
|
clock_gating_setup 8 8 (100%) 0 ( 0%) 0 ( 0%)
|
|
clock_gating_hold 8 2 ( 25%) 6 ( 75%) 0 ( 0%)
|
|
out_setup 1 1 (100%) 0 ( 0%) 0 ( 0%)
|
|
out_hold 1 1 (100%) 0 ( 0%) 0 ( 0%)
|
|
--------------------------------------------------------------------------------
|
|
All Checks 412 222 ( 54%) 18 ( 4%) 172 ( 42%)
|
|
|
|
|
|
Constrained Related Check
|
|
Pin Pin Clock Type Slack Reason
|
|
--------------------------------------------------------------------------------
|
|
_437_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_437_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_437_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_438_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_438_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_438_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_439_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_439_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_439_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_436_/D CLK(rise) - hold untested constant_disabled
|
|
_436_/D CLK(rise) - setup untested constant_disabled
|
|
_436_/RESET_B(low) - - min_pulse_width untested constant_disabled
|
|
_436_/RESET_B(rise) CLK(rise) - recovery untested constant_disabled
|
|
_436_/RESET_B(rise) CLK(rise) - removal untested constant_disabled
|
|
_415_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_415_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_415_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_434_/D CLK(rise) - hold untested constant_disabled
|
|
_434_/D CLK(rise) - setup untested constant_disabled
|
|
_434_/RESET_B(low) - - min_pulse_width untested constant_disabled
|
|
_434_/RESET_B(rise) CLK(rise) - recovery untested constant_disabled
|
|
_434_/RESET_B(rise) CLK(rise) - removal untested constant_disabled
|
|
_413_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_413_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_413_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_459_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_459_/RESET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_459_/RESET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_412_/D CLK(rise) pll_clk hold untested false_paths
|
|
_412_/D CLK(rise) pll_clk setup untested false_paths
|
|
_412_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_412_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_412_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_411_/D CLK(rise) - hold untested constant_disabled
|
|
_411_/D CLK(rise) - setup untested constant_disabled
|
|
_411_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_411_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_411_/SET_B(rise) CLK(rise) ext_clk recovery untested no_startpoint_clock
|
|
_411_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_411_/SET_B(rise) CLK(rise) ext_clk removal untested no_startpoint_clock
|
|
_435_/D CLK(rise) - hold untested constant_disabled
|
|
_435_/D CLK(rise) - setup untested constant_disabled
|
|
_435_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_435_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_435_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_410_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_410_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_410_/SET_B(rise) CLK(rise) ext_clk recovery untested no_startpoint_clock
|
|
_410_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_410_/SET_B(rise) CLK(rise) ext_clk removal untested no_startpoint_clock
|
|
_433_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_433_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_433_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_460_/D CLK(rise) - hold untested constant_disabled
|
|
_460_/D CLK(rise) - setup untested constant_disabled
|
|
_460_/RESET_B(low) - - min_pulse_width untested constant_disabled
|
|
_460_/RESET_B(rise) CLK(rise) - recovery untested constant_disabled
|
|
_460_/RESET_B(rise) CLK(rise) - removal untested constant_disabled
|
|
_409_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_409_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_409_/SET_B(rise) CLK(rise) ext_clk recovery untested no_startpoint_clock
|
|
_409_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_409_/SET_B(rise) CLK(rise) ext_clk removal untested no_startpoint_clock
|
|
_447_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_447_/SET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_447_/SET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_456_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_456_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_456_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_422_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_422_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_422_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_424_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_424_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_424_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_461_/D CLK(rise) - hold untested constant_disabled
|
|
_461_/D CLK(rise) - setup untested constant_disabled
|
|
_461_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_461_/SET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_461_/SET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_462_/D CLK(rise) - hold untested constant_disabled
|
|
_462_/D CLK(rise) - setup untested constant_disabled
|
|
_462_/RESET_B(low) - - min_pulse_width untested constant_disabled
|
|
_462_/RESET_B(rise) CLK(rise) - recovery untested constant_disabled
|
|
_462_/RESET_B(rise) CLK(rise) - removal untested constant_disabled
|
|
_463_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_463_/RESET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_463_/RESET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_464_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_464_/SET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_464_/SET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_465_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_465_/RESET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_465_/RESET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_420_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_420_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_420_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_458_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_458_/RESET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_458_/RESET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_444_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_444_/SET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_444_/SET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_419_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_419_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_419_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_431_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_431_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_431_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_445_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_445_/RESET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_445_/RESET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_432_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_432_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_432_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_457_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_457_/SET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_457_/SET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_414_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_414_/SET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_414_/SET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_449_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_449_/SET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_449_/SET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_446_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_446_/RESET_B(rise) CLK_N(fall) pll_clk90 recovery untested no_startpoint_clock
|
|
_446_/RESET_B(rise) CLK_N(fall) pll_clk90 removal untested no_startpoint_clock
|
|
_429_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_429_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_429_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_451_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_451_/SET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_451_/SET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_450_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_450_/RESET_B(rise) CLK_N(fall) pll_clk90 recovery untested no_startpoint_clock
|
|
_450_/RESET_B(rise) CLK_N(fall) pll_clk90 removal untested no_startpoint_clock
|
|
_430_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_430_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_430_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_452_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_452_/RESET_B(rise) CLK_N(fall) pll_clk90 recovery untested no_startpoint_clock
|
|
_452_/RESET_B(rise) CLK_N(fall) pll_clk90 removal untested no_startpoint_clock
|
|
_426_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_426_/SET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_426_/SET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_421_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_421_/RESET_B(rise) CLK_N(fall) pll_clk recovery untested no_startpoint_clock
|
|
_421_/RESET_B(rise) CLK_N(fall) pll_clk removal untested no_startpoint_clock
|
|
_425_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_425_/RESET_B(rise) CLK_N(fall) pll_clk recovery untested no_startpoint_clock
|
|
_425_/RESET_B(rise) CLK_N(fall) pll_clk removal untested no_startpoint_clock
|
|
_427_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_427_/RESET_B(rise) CLK_N(fall) pll_clk recovery untested no_startpoint_clock
|
|
_427_/RESET_B(rise) CLK_N(fall) pll_clk removal untested no_startpoint_clock
|
|
_455_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_455_/RESET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_455_/RESET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_423_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_423_/RESET_B(rise) CLK_N(fall) pll_clk recovery untested no_startpoint_clock
|
|
_423_/RESET_B(rise) CLK_N(fall) pll_clk removal untested no_startpoint_clock
|
|
_453_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_453_/RESET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_453_/RESET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_428_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_428_/RESET_B(rise) CLK(rise) pll_clk recovery untested no_startpoint_clock
|
|
_428_/RESET_B(rise) CLK(rise) pll_clk removal untested no_startpoint_clock
|
|
_454_/SET_B(low) - - min_pulse_width untested no_clock
|
|
_454_/SET_B(rise) CLK(rise) pll_clk90 recovery untested no_startpoint_clock
|
|
_454_/SET_B(rise) CLK(rise) pll_clk90 removal untested no_startpoint_clock
|
|
_448_/RESET_B(low) - - min_pulse_width untested no_clock
|
|
_448_/RESET_B(rise) CLK_N(fall) pll_clk90 recovery untested no_startpoint_clock
|
|
_448_/RESET_B(rise) CLK_N(fall) pll_clk90 removal untested no_startpoint_clock
|
|
1
|