riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/verilog
History
M0stafaRady 655232b37d merge with main 2022-10-24 07:51:16 -07:00
..
dv merge with main 2022-10-24 07:51:16 -07:00
gl Added decap cells to the gate-level verilog for the (#343) 2022-10-22 12:12:06 -07:00
rtl Fixes to caravan for LVS and ERC (#330) 2022-10-21 14:28:53 -07:00
stubs [DATA] Add spare_logic_block 2021-11-24 20:36:23 +02:00