caravel/verilog
Tim Edwards e6030f9fb3 Modified the GPIO control block verilog to remove the delay stages
from the data and replace them with a single flop clocked on the
negative edge of the serial clock.  This will completely avoid hold
violations by ensuring that the block's output data bit does not
change anywhere near the clock rising edge, so clocks do not have
to be tightly aligned among all of the GPIO blocks.
2022-07-24 16:17:56 -04:00
..
dv Introduction of PDK variable (#39) 2022-04-08 09:05:58 -07:00
gl fixed caravel netlist to use the 1803 defaults block (#94) 2022-05-03 10:36:11 -07:00
rtl Modified the GPIO control block verilog to remove the delay stages 2022-07-24 16:17:56 -04:00
stubs [DATA] Add spare_logic_block 2021-11-24 20:36:23 +02:00