caravel/verilog/dv/cocotb/.gitignore

12 lines
115 B
Plaintext

*.log
sim_build
sim
__pycache__
*.
./wb_models/housekeepingWB/__pycache__
*.xml
*.yml
*.hex*
*.elf
AN.DB
includes.v