riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/verilog
History
Tim Edwards 1526214cc1 Modifications to some of the Makefiles to make the specific RISC-V 
architecture type passed to gcc as the value to the '-march='
option an environment variable, setting that environment variable
to "rv32imc" by default, and overriding it with "rv32ic" specifically
for the new caravel_pico without the multiplier and divider option,
on testbenches "mem" and "storage" which both have multiplies in the
C code.
 		2021-12-24 13:42:36 -05:00
..
dv Modifications to some of the Makefiles to make the specific RISC-V 2021-12-24 13:42:36 -05:00
gl Corrected an error in verilog/gl/chip_io_alt.v, which was missing 2021-12-07 10:06:35 -05:00
rtl Added a reference to the new file "gl/mgmt_defines.v" in the 2021-12-24 11:46:34 -05:00
stubs [DATA] Add spare_logic_block 2021-11-24 20:36:23 +02:00