riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/verilog/rtl/empty_macro.v

3 lines
33 B
Verilog
Raw Permalink Blame History

module empty_macro ();
endmodule
Reference in New Issue View Git Blame Copy Permalink