,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/mgmt_protect,mgmt_protect,mgmt_protect,flow_completed,0h23m48s,-1,19000.0,0.132,9500.0,16.91,825.22,1254,0,-1,-1,-1,-1,0,9,-1,67,-1,-1,465174,38088,0.0,-0.62,-1,0.0,-1,0.0,-6.18,-1,0.0,-1,420024977.0,0.0,81.4,43.86,73.51,13.92,-1,388,2353,59,2024,0,0,0,1254,0,0,0,0,0,0,0,4,329,329,1,120,1435,3131,4686,111.11111111111111,9,8,AREA 0,5,50,1,150.5,5.44,0.17,0.0,sky130_fd_sc_hd,0,1