Efabless Caravel SoC and user project harness

Memory Mapped I/O summary by address						
Address (bytes)			s)	Function		
0x00 0x00 0x01 0x01	00 00 00 00	00 0f 00 07	00 ff 00 ff	Flash SPI / overlaid DFFRAM (1k words) start of memory block End of SRAM Flash SPI / overlaid SRAM (512 words) start of memory block End of SRAM		
0x10 0x10 0x1f	00 ff ff	00 ff ff	00 ff ff	Flash SPI start of program blockProgram to run starts here on reset.Maximum SPI flash addressable space (16MB) with QSPI 3-byte addressingMaximum SPI flash addressable space (32MB) with 4-byte addressing		
0x20 0x20 0x20	00 00 00	00 00 00	00 04 08	UART clock divider select (system clock freq. / baud rate) UART data (returns 0xffffffff if receiver buffer is empty) UART enable		
0x21 0x21 0x21 0x21 0x21	00 00 00 00	00 00 00 00	00 04 08 0c	GPIO input/output (bit 16/bit 0)1 general-purpose digital, management area onlyGPIO output enable (1 = output, 0 = input)GPIO pullup enable (1 = pullup, 0 = none)GPIO pulldown enable (1 = pulldown, 0 = none)		
0x22	00	00	00	Counter/Timer 0 configuration register (lower 4 bits)		
				bit 0 = enable (0 = hold, 1 = count) bit 1 = oneshot (0 = continuous count, 1 = one-shot count) bit 2 = updown (0 = count down, 1 = count up) bit 3 = irq enable (0 = disabled, 1 = trigger IRQ channel 10 on timeout)		
0x22	00	00	04	Counter/Timer 0 current value Set or read the 32-bit current value.		
0x22	00	00	80	Counter/Timer 0 reset value Set or read the 32-bit reset (down-count) or compare (up-count) value.		
0x23	00	00	00	Counter/Timer 1 configuration register (lower 4 bits)		
				bit 0 = enable (0 = hold, 1 = count) bit 1 = oneshot (0 = continuous count, 1 = one-shot count) bit 2 = updown (0 = count down, 1 = count up) bit 3 = irq enable (0 = disabled, 1 = trigger IRQ channel 11 on timeout)		
0x23	00	00	04	Counter/Timer 1 current value Set or read the 32-bit current value.		
0x23	00	00	08	Counter/Timer 1 reset value Set or read the 32-bit reset (down-count) or compare (up-count) value.		
0x24	00	00	00	SPI master configuration register		
				bits 0-7 = prescaler (core clock / (prescaler + 1) = SPI clock rate / 2) (default 2) bit 8 = mlb (0 = msb first, 1 = lsb first) (default 0) bit 9 = invcsb (0 = csb active low, 1 = csb active high) (default 0) bit 10 = invsck (0 = normal sck, 1 = inverted sck) (default 0) bit 11 = mode (0 = read/write on opposite sck edge, 1 = same edge) (default 0) bit 12 = stream (0 = raise csb after each byte, 1 = keep csb low until stream bit cleared) bit 13 = enable (0 = SPI master disabled, 1 = SPI master enabled) bit 14 = irq enable (0 = disabled, 1 = SPI read valid triggers interrupt channel 9) bit 15 = housekeeping (0 = disconnected, 1 = connected)		
0x24	00	00	04	SPI master data register (low 8 bits)		
				Write data to send to low byte or read received data from low byte.		

Efabless Caravel SoC and user project harness

Memory Mapped I/O summary by address (continued)							
Address (bytes)	Function						
0x25 00 00 00 0x25 00 00 04 0x25 00 00 08	Logic Analyzer Data 0 (bits 31 to 0) Logic Analyzer Data 1 (bits 63 to 32) Logic Analyzer Data 2 (bits 91 to 64)						
0x25 00 00 0c	Logic Analyzer Data 3 (bits 127 to 92)						

0x25 0x25 0x25	00 00 00	00 00 00	04 08 0c	Logic Analyzer Data 1 (bits 63 to 32) Logic Analyzer Data 2 (bits 91 to 64) Logic Analyzer Data 3 (bits 127 to 92)		
0x25 0x25 0x25 0x25 0x25	00 00 00 00	00 00 00 00	10 14 18 1c	Logic Analyzer Output E Logic Analyzer Output E Logic Analyzer Output E Logic Analyzer Output E	nable 0 (sense inverted—OEB) nable 1 (sense inverted—OEB) nable 2 (sense inverted—OEB) nable 3 (sense inverted—OEB)	
0x25 0x25 0x25 0x25 0x25	00 00 00 00	00 00 00 00	20 24 28 2c	Logic Analyzer Input En Logic Analyzer Input En Logic Analyzer Input En Logic Analyzer Input En	able 0 able 1 able 2 able 3	
0x25	00	00	30	Logic Analyzer Sample		
0x26 0x26	00 00	00 00	00 04	User project area GPIO User project area GPIO	data transfer (bit 0, auto-zeroing power[0] configure (These	g) Mirrors housekeeping register 0x13 e are currently undefined/unused.) Housekeeping register 0x6e
0x26 0x26	00 00	00 00	0c 10	User project area GPIO User project area GPIO	data (L) (GPIO 31 to 0) data (H) (GPIO 37 to 32, upper	Housekeeping registers 0x6a-0x6d bits unused)
0x26	00	00	24	User project area GPIO	mprj_io[0] configure	Housekeeping register 0x69 Housekeeping registers 0x1d, 0x1e—
0x26	: 00	00	b8	User project area GPIO	mprj_io[37] configure	: Housekeeping registers —0x67, 0x68
				bit 0 = managemen bit 1 = output disab bit 2 = hold overrid bit 3 = input disabl bit 4 = IB mode sel bit 5 = analog bus bit 6 = analog bus bit 7 = analog bus bit 8 = slow slew (0 bit 9 = input voltag bits 10–12 = digita	In the control enable $(0 = \text{user control})$ to be $(0 = \text{output enabled}, 1 = \text{output})$ the value (value = value during ho the (0 = input enabled, 1 = input dis- lect (0 = , 1 =) the control = (0 = disabled, 1 = enable) select (0 = , 1 =) polarity (0 = , 1 =) 0 = fast slew, 1 = slow slew) (defa- te trip point select (0 = , 1 =) 1 mode (see below) (default set in	bl, 1 = management control) (default 1) but disabled) (default 1) bld mode) (default 0) isabled) (default 0) bd) ault 0) n file user_defines.v)
				Digital mode bits	Digital mode description	
				bit 12 11 10 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1	analog function (all digital buffi input (output disabled), no pull input (output disabled), with pu input (output disabled), with pu open drain (to power) output open drain (to ground) output output enabled weak output (through 5k resist	ers disabled) lup or pulldown ullup ulldown tor)

Efabless Caravel SoC and user project harness

Address (bytes)	Function		
0x26 10 00 00 0x26 10 00 04 0x26 10 00 08 0x26 10 00 0c 0x26 10 00 10 0x26 10 00 14 0x26 10 00 18	Housekeeping SPI status (undefined/unused) Mirrors housekeeping SPI register 0x00 Chip ID (20 bits, vendor and chip identifiers) Housekeeping registers 0x01 – 0x03 User ID (32 bits, user project and MPW run identifiers) Housekeeping registers 0x04 – 0x07 DLL enables Housekeeping register 0x08 DLL bypass Housekeeping register 0x09 Manual interrupt Housekeeping register 0x08 Manual reset (note: this will reset the CPU, not recommended to be called from software.) Housekeeping register 0x0b DLL menual trip for DCO mode (00 bits) Housekeeping register 0x0b		
0x26 10 00 1C	DLL manual trim for DCO mode (28 bits) Housekeeping registers 0x00-0x10 DLL output dividers (3 bits each)		
0x26 10 00 20 0x26 10 00 24	DLL feedback divider Housekeeping register 0x11		
0x26 10 00 28	Trap state (note: when read from the CPU, this value can only be zero by definition.) Housekeeping register 0x0c		
0x26 10 00 2c	SRAM read-only port data Housekeeping registers 0x16-0x19		
0x26 10 00 30	SRAM read-only port address Housekeeping register 0x15		
0x26 10 00 34	SRAM read-only control Housekeeping register 0x14		
0x26 20 00 00 0x26 20 00 04	Power good (4 bits: User 1/2 vccd, user 1/2 vdda)Housekeeping register 0x1aOutput monitoring (low 3 bits)The PLL clock (crystal oscillator clockbit 0 = core clock monitormultiplied up by PLL) can be viewed on		
	bit 1 = user clock monitor be used as general-purpose I/O when selected for PLL clock output. It is unlikely that a full-speed (100MHz) clock will be able to toggle the GPIO at full swing, but is detectable.		
	bit 2 = CPU trap monitor the GPIO pin as a way to monitor the CPU trap state externally.		
	Housekeeping register 0x1b		
0x26 20 00 0c	IRQ input source (low 2 bits)The GPIO input can be used as an IRQ eventbit 0 =IRQ 7 sourcesource and passed to the CPU through IRQbit 1 =IRQ 8 sourcechannel 7. When used as an IRQ source,the GPIO pin must be configured as an input.		
0*26 20 00 10	Housekeeping SPI disable (low bit) Housekeeping SPI disable (low bit)		
0.20 20 00 10			
0x2f 00 00 00 0x2f 00 00 04	User wishbone input enable (low bit)		
0x2d 00 00 00	QSPI controller config		
	bit 31 MEMIO enable (reset = 1) 0 = bit-bang mode bit 22 DDR enable bit 21 QSPI enable bit 20 CRM enable bits 19-16 Read latency cycles bits 11-8 I/O output enable bits (bit bang mode) bit 5 Chip select line (bit bang mode) bit 4 Serial clock line (bit bang mode) bits 3-0 Data bits (bit bang mode)		
0x30 00 00 00	User area base A user project may define additional wishbone slave modules starting		
Ox3f ff ff ff	User area top		
	* The availability of the QSPI function is dependent on whether or not it is supported by the type of management core SoC implemented.		

Memory Mapped I/O summary by address (continued)