Passant
855ea54add
add reading multicorner spef generated from OL
2022-10-09 10:26:01 -07:00
M0stafaRady
f0037c35fd
Apply automatic changes to Manifest and README.rst
2022-10-09 14:54:31 +00:00
M0stafaRady
00364eb092
Add gpio_all_o_user test
2022-10-09 07:53:25 -07:00
Passant
127057eb4b
Merge branch 'caravel_redesign' of github.com:efabless/caravel into caravel_redesign
2022-10-09 07:40:56 -07:00
Passant
ef688785f3
add script to run STA [in review]
2022-10-09 07:40:32 -07:00
Mohamed Shalan
7538c8c776
Merge pull request #161 from efabless/chip_io_rework
2022-10-09 16:31:28 +02:00
M0stafaRady
d6f002cd70
Merge branch 'cocotb' of github.com:efabless/caravel into cocotb
2022-10-09 06:07:28 -07:00
M0stafaRady
1690c8e068
enhance gpio_all_o test
2022-10-09 06:07:19 -07:00
M0stafaRady
08229d6a9b
Add gpio_all_bidir test but it still not working yet
2022-10-09 05:08:12 -07:00
Passant
a5d73caf34
add script to run PrimeTime STA [in review]
2022-10-09 03:23:01 -07:00
Passant
36b1f0d62f
add signoff `sdc` for top level caravel and
...
submodules: housekeeping and `gpio_control_block`
2022-10-09 03:12:36 -07:00
Mohamed Shalan
e9d45569d6
Merge pull request #158 from mo-hosni/caravel_redesign
2022-10-09 11:17:38 +02:00
Tim Edwards
eceb71ee04
Added GDS, DEF, and LEF views of both chip_io and chip_io_alt.
2022-10-08 22:24:38 -04:00
Tim Edwards
bd4f053ec1
Updated I/O layouts with constant_block instances from M. Hosni's
...
fork of caravel (layout .mag file not copied into this commit).
The layouts of both chip_io and chip_io_alt are believed to be
complete, but need verification (with LVS).
2022-10-08 16:48:59 -04:00
mo-hosni
da9e607760
added constant_block gds
2022-10-08 12:13:09 -07:00
mo-hosni
dde6e034e0
added constant_block view
2022-10-08 12:05:53 -07:00
Tim Edwards
fd29bb3442
Generated new chip_io_alt layout to match the chip_io changes in
...
the previous commit. Fixed a few minor errors in the chip_io
layout. Waiting on layout of constant_block to finish.
2022-10-08 14:05:46 -04:00
RTimothyEdwards
c0d6011ee8
Apply automatic changes to Manifest and README.rst
2022-10-08 16:07:53 +00:00
Tim Edwards
d1a3922dbb
Initial commit for rework of chip_io and chip_io_alt layouts;
...
includes RTL change inside the padframe definition to remove one
previously unnoticed hard-wired connection between VDDIO and a
3.3V domain digital input pin.
2022-10-08 12:05:10 -04:00
M0stafaRady
7b2994e70e
Apply automatic changes to Manifest and README.rst
2022-10-08 13:26:20 +00:00
M0stafaRady
e94a8e0477
add test la test
2022-10-08 06:25:26 -07:00
M0stafaRady
d90001eac2
update caravel.py to disable bin 3 also
2022-10-08 01:56:41 -07:00
mo-hosni
b88648bbae
compress gds
2022-10-07 17:03:21 -07:00
mo-hosni
d6ca7f9091
rehardened housekeeping after rtl update, and fixed all hold and transition violations.
2022-10-07 16:59:01 -07:00
Mohamed Hosni
5c38e38767
Merge branch 'efabless:caravel_redesign' into caravel_redesign
2022-10-07 16:52:16 -07:00
R. Timothy Edwards
7b271a7808
Effectively reverted the change to add spare logic blocks near each ( #157 )
...
* Effectively reverted the change to add spare logic blocks near each
of the GPIO control blocks by changing the definition of
NUM_SPARE_BLOCKS to 4 (the original number of spare logic blocks)
for both caravel and caravan top level RTL verilog modules.
* Apply automatic changes to Manifest and README.rst
Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com>
2022-10-07 09:28:13 -07:00
M0stafaRady
2dc29bb207
comment disabling the housekeeping at the begining of each test as it's not needed anymore
2022-10-07 07:02:58 -07:00
M0stafaRady
0f167fc041
update timeout for gpio_all_i_pd and gpio_all_i_pu
2022-10-07 07:02:09 -07:00
M0stafaRady
fcb21cc0f7
Merge branch 'cocotb' of github.com:efabless/caravel into cocotb
2022-10-07 06:42:15 -07:00
M0stafaRady
f072e9cb2d
Add gpio_all_i_pd
2022-10-07 06:41:21 -07:00
M0stafaRady
0aa649265e
Apply automatic changes to Manifest and README.rst
2022-10-07 13:07:22 +00:00
M0stafaRady
6f832589c0
merge caravel_redesign
2022-10-07 06:06:14 -07:00
M0stafaRady
e1eba1d534
update gpio_all_i_pu test
2022-10-07 06:04:18 -07:00
kareem
6d1d618974
reharden!: gpio_control_block
...
- rtl updated
~ add one column to the right to pass placement congestion
~ density adjusted (probably has no effect)
+ manually add isosubstrate layer in mag and gds from older iterations
!important still need to run dynamic simulations
!important depends on some updates to openlane
!important need to be able to recreate using newer openlane versions
2022-10-07 05:02:14 -07:00
Jeff DiCorpo
0e3badac29
152 add pass thru for clock and reset ( #154 )
...
* update caravel.v and caravan.v for clock and reset passthru.
* Apply automatic changes to Manifest and README.rst
* Apply automatic changes to Manifest and README.rst
Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
Co-authored-by: Mohamed Shalan <mshalan@aucegypt.edu>
Co-authored-by: shalan <shalan@users.noreply.github.com>
2022-10-07 01:36:26 -07:00
jeffdi
12358ee251
Apply automatic changes to Manifest and README.rst
2022-10-07 08:25:07 +00:00
R. Timothy Edwards
cfbe353290
Added spare logic blocks for GPIO ( #153 )
...
* Added enough spare logic blocks to have the existing four above
the processor, plus one each per GPIO (38 for caravel, 27 for
caravan).
* Apply automatic changes to Manifest and README.rst
Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com>
Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-10-07 01:24:01 -07:00
R. Timothy Edwards
be25ae7476
Remove SRAM read-only interface ( #151 )
...
* Removed the SRAM read-only interface by wrapping all related code
in an ifdef for "USE_SRAM_RO_INTERFACE", which is undefined.
* Apply automatic changes to Manifest and README.rst
Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com>
Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-10-07 01:23:07 -07:00
RTimothyEdwards
318e836af5
Apply automatic changes to Manifest and README.rst
2022-10-06 19:59:16 +00:00
Tim Edwards
a07d0d5dac
Fixed one small error in the housekeeping module that was surfaced
...
by the pull-up/pull-down testbench.
2022-10-06 15:57:45 -04:00
M0stafaRady
3eb0b11380
update verify_cocotb.py to remove vcs generate files
2022-10-06 11:18:48 -07:00
M0stafaRady
4f483adb36
update hk_regs_wr_wb_cpu test to include all house keeping regs
2022-10-06 11:16:07 -07:00
M0stafaRady
7e407e1155
Add test hk_disable
2022-10-06 10:12:12 -07:00
M0stafaRady
28b453783f
Add clock redirect test
2022-10-06 09:20:06 -07:00
R. Timothy Edwards
0d6c3f9519
Merge pull request #135 from efabless/make_CSB_a_pullup
...
Change CSB pin (GPIO 3) to be a weak pull-up input
2022-10-06 11:41:15 -04:00
RTimothyEdwards
b140fdb6ac
Apply automatic changes to Manifest and README.rst
2022-10-06 15:40:23 +00:00
R. Timothy Edwards
611c320eed
Merge branch 'caravel_redesign' into make_CSB_a_pullup
2022-10-06 11:39:22 -04:00
R. Timothy Edwards
45692fea7e
Merge pull request #122 from efabless/fix_direct_power_connections
...
Fix direct power connections
2022-10-06 11:33:41 -04:00
M0stafaRady
fb34d9a541
update input tests to cover the gpio from 32 to 37
2022-10-06 05:32:46 -07:00
M0stafaRady
a69185dfca
update verify_cocotb.py script to collect coverage only when -cov is passed
2022-10-06 04:44:55 -07:00