Apply automatic changes to Manifest and README.rst

This commit is contained in:
M0stafaRady 2022-09-30 09:35:22 +00:00 committed by M0stafaRady
parent f8c8d831d0
commit f08c22023c
1 changed files with 3 additions and 2 deletions

View File

@ -1,7 +1,7 @@
535d0592c0b1349489b6b86fd5449f9d1d81482e verilog/rtl/__uprj_analog_netlists.v
87735eb5981740ca4d4b48e6b0321c8bb0023800 verilog/rtl/__uprj_netlists.v
684085713662e37a26f9f981d35be7c6c7ff6e9a verilog/rtl/__user_analog_project_wrapper.v
b5ad3558a91e508fad154b91565c7d664b247020 verilog/rtl/__user_project_wrapper.v
d1c5814b58ece3ee2cccdf95dd332529f653fc2e verilog/rtl/__user_project_wrapper.v
6576abded424d948d2a7e71c2b4a4df1eda77238 verilog/rtl/caravan.v
a855d65d6fc59352e4f8a994e451418d113586fc verilog/rtl/caravan_netlists.v
a3d12a2d2d3596800bec47d1266dce2399a2fcc6 verilog/rtl/caravan_openframe.v
@ -11,12 +11,13 @@ cb320bf7e981979c4e823270d823395ea609c77e verilog/rtl/caravel.v
d0c5cf9260783b1a88c0b772c2e3cee3dcd0cf76 verilog/rtl/chip_io.v
54de41c59139783d39654e1f0a86e2880cb7b076 verilog/rtl/chip_io_alt.v
126aff02aa229dc346301c552d785dec76a4d68e verilog/rtl/clock_div.v
f03d9a8496376951855b507cfbcd4afe104e36ac verilog/rtl/debug_regs.v
36af0303a0e84ce4a40a854ef1481f8a56bc9989 verilog/rtl/digital_pll.v
ce49f9af199b5f16d2c39c417d58e5890bc7bab2 verilog/rtl/digital_pll_controller.v
60d2384a91301fec5721953d87931193681822c4 verilog/rtl/gpio_control_block.v
9c92ddf1391fa75ee906e452e168ca2cdd23bd18 verilog/rtl/gpio_defaults_block.v
32d395d5936632f3c92a0de4867d6dd7cd4af1bb verilog/rtl/gpio_logic_high.v
cf97aef32db28c44e3750e201867d5bf9243e151 verilog/rtl/housekeeping.v
98563c0c63ce5057e95b1901b5e97bcfe9878cb1 verilog/rtl/housekeeping.v
3030f955d5f110d24012bd1562c0e18c1a0d04e2 verilog/rtl/housekeeping_spi.v
0f3db7cf4d68971ba4e286c8706b20c9252d1f98 verilog/rtl/mgmt_protect.v
3b1ff20593bc386d13f5e2cf1571f08121889957 verilog/rtl/mgmt_protect_hv.v