riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fix bug at IRQ_uart

This commit is contained in:
M0stafaRady 2022-10-03 09:49:51 -07:00
parent 37244a2514
commit ef9c2e408b
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
verilog/dv/cocotb/tests/irq/IRQ_uart.c
View File

@ -28,7 +28,7 @@
extern uint16_t flag;
void main(){
flag = 0;
reg_wb_enable =1; // for enable writing to reg_debug_1 and reg_debug_2
reg_debug_1 = 0x0;
reg_debug_2 = 0x0;
@ -47,7 +47,6 @@ void main(){
irq_setmask(irq_getmask() | (1 << UART_INTERRUPT));
flag = 0;
reg_debug_2 = 0xAA; //start sending data through the uart
print("M");