riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fix indentation

This commit is contained in:
M0stafaRady 2023-06-13 00:11:33 -07:00
parent 40bdbe4837
commit e90895bca6
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
verilog/rtl/chip_io.v
View File

@ -277,8 +277,8 @@ module chip_io(
constant_block constant_value_inst [6:0] ( constant_block constant_value_inst [6:0] (
`ifdef USE_POWER_PINS `ifdef USE_POWER_PINS
.vccd(vccd), .vccd(vccd),
.vssd(vssd), .vssd(vssd),
`endif // USE_POWER_PINS `endif // USE_POWER_PINS
.one(vccd_const_one), .one(vccd_const_one),
.zero(vssd_const_zero) .zero(vssd_const_zero)

8
verilog/rtl/chip_io_alt.v
View File

@ -346,11 +346,11 @@ module chip_io_alt #(
constant_block constant_value_inst [6:0] ( constant_block constant_value_inst [6:0] (
`ifdef USE_POWER_PINS `ifdef USE_POWER_PINS
.vccd(vccd), .vccd(vccd),
.vssd(vssd), .vssd(vssd),
`endif // USE_POWER_PINS `endif // USE_POWER_PINS
.one(vccd_const_one), .one(vccd_const_one),
.zero(vssd_const_zero) .zero(vssd_const_zero)
); );
// Management clock input pad // Management clock input pad