diff --git a/scripts/chip_io_prep.sh b/scripts/chip_io_prep.sh index 72916052..e3d1e044 100755 --- a/scripts/chip_io_prep.sh +++ b/scripts/chip_io_prep.sh @@ -10,6 +10,7 @@ # magic layout. # # Written by Tim Edwards for MPW-7 10/11/2022 +# Updated/fixed 11/08/2022 #------------------------------------------------------------------- echo ${PDK_ROOT:=/usr/share/pdk} > /dev/null @@ -17,8 +18,10 @@ echo ${PDK:=sky130A} > /dev/null # Generate DEF of chip_io echo "Generating DEF view of chip_io" -magic -d OGL -rcfile ${PDK_ROOT}/${PDK}/libs.tech/magic/${PDK}.magicrc << EOF +magic -dnull -noconsole -rcfile ${PDK_ROOT}/${PDK}/libs.tech/magic/${PDK}.magicrc << EOF load chip_io +select top cell +expand property flatten true flatten -doproperty chip_io_flat load chip_io_flat @@ -28,7 +31,20 @@ select top cell extract do local extract no all extract all -def write chip_io +# Declare all signals to be SPECIALNETS +set globals(vccd) 1 +set globals(vssd) 1 +set globals(vddio) 1 +set globals(vssio) 1 +set globals(vdda1) 1 +set globals(vssa1) 1 +set globals(vccd1) 1 +set globals(vssd1) 1 +set globals(vdda2) 1 +set globals(vssa2) 1 +set globals(vccd2) 1 +set globals(vssd2) 1 +def write chip_io -units 400 quit -noprompt EOF @@ -36,8 +52,10 @@ rm *.ext # Generate DEF of chip_io_alt echo "Generating DEF view of chip_io_alt" -magic -d OGL -rcfile ${PDK_ROOT}/${PDK}/libs.tech/magic/${PDK}.magicrc << EOF +magic -dnull -noconsole -rcfile ${PDK_ROOT}/${PDK}/libs.tech/magic/${PDK}.magicrc << EOF load chip_io_alt +select top cell +expand property flatten true flatten -doproperty chip_io_alt_flat load chip_io_alt_flat @@ -47,7 +65,20 @@ select top cell extract do local extract no all extract all -def write chip_io_alt +# Declare all signals to be SPECIALNETS +set globals(vccd) 1 +set globals(vssd) 1 +set globals(vddio) 1 +set globals(vssio) 1 +set globals(vdda1) 1 +set globals(vssa1) 1 +set globals(vccd1) 1 +set globals(vssd1) 1 +set globals(vdda2) 1 +set globals(vssa2) 1 +set globals(vccd2) 1 +set globals(vssd2) 1 +def write chip_io_alt -units 400 quit -noprompt EOF diff --git a/scripts/run_caravan_lvs_3.sh b/scripts/run_caravan_lvs_3.sh index bb99c2e6..f1f1e90c 100755 --- a/scripts/run_caravan_lvs_3.sh +++ b/scripts/run_caravan_lvs_3.sh @@ -88,7 +88,7 @@ EOF rm -f *.ext fi -cat > netgenD.tcl << EOF +cat > netgenE.tcl << EOF puts stdout "Reading netlist caravan.spice" set circuit1 [readnet spice $CARAVEL_ROOT/spi/lvs/caravan.spice] puts stdout "Reading SPICE netlists of I/O" @@ -128,11 +128,11 @@ readnet verilog $LITEX_ROOT/verilog/gl/mgmt_core_wrapper.v \$circuit2 puts stdout "Reading top gate-level verilog module" readnet verilog $CARAVEL_ROOT/verilog/gl/caravan-signoff.v \$circuit2 -# Cells in management core wrapper (layout) are prefixed with RL_ or KF_ +# Cells in management core wrapper (layout) are prefixed with unique 2-letter prefix set cells1 [cells list -all \$circuit1] set cells2 [cells list -all \$circuit2] foreach cell \$cells1 { - if {[regexp "\\[A-Z\\]\\[A-Z\\]_(.+)" \$cell match cellname]} { + if {[regexp {.._(.+)} \$cell match cellname]} { if {([lsearch \$cells2 \$cell] < 0) && ([lsearch \$cells2 \$cellname] >= 0) && ([lsearch \$cells1 \$cellname] < 0)} { equate classes "\$circuit1 \$cell" "\$circuit2 \$cellname" puts stdout "Matching pins of \$cell in circuit 1 and \$cellname in circuit 2" @@ -140,7 +140,7 @@ foreach cell \$cells1 { } } # Ignore fill cells in standard cell sets that have two-letter prefixes. - if {[regexp {\\[A-Z\\]\\[A-Z\\]_sky130_fd_sc_[^_]+__fill_[[:digit:]]+} \$cell match]} { + if {[regexp {.._sky130_fd_sc_[^_]+__fill_[[:digit:]]+} \$cell match]} { ignore class "\$circuit1 \$cell" } } @@ -152,7 +152,7 @@ EOF export NETGEN_COLUMNS=90 export MAGIC_EXT_USE_GDS=1 -netgen -batch source netgenD.tcl >& caravan_3_lvs.log -rm netgenD.tcl +netgen -batch source netgenE.tcl 2>&1 | tee caravan_3_lvs.log +rm netgenE.tcl exit 0 diff --git a/scripts/run_caravel_lvs_3.sh b/scripts/run_caravel_lvs_3.sh index a7915d5a..35aad070 100755 --- a/scripts/run_caravel_lvs_3.sh +++ b/scripts/run_caravel_lvs_3.sh @@ -131,7 +131,7 @@ readnet verilog $CARAVEL_ROOT/verilog/gl/caravel-signoff.v \$circuit2 set cells1 [cells list -all \$circuit1] set cells2 [cells list -all \$circuit2] foreach cell \$cells1 { - if {[regexp "\\[A-Z\\]\\[A-Z\\]_(.+)" \$cell match cellname]} { + if {[regexp ".._(.+)" \$cell match cellname]} { if {([lsearch \$cells2 \$cell] < 0) && ([lsearch \$cells2 \$cellname] >= 0) && ([lsearch \$cells1 \$cellname] < 0)} { equate classes "\$circuit1 \$cell" "\$circuit2 \$cellname" puts stdout "Matching pins of \$cell in circuit 1 and \$cellname in circuit 2" @@ -139,7 +139,7 @@ foreach cell \$cells1 { } } # Ignore fill cells in standard cell sets that have two-letter prefixes. - if {[regexp {\\[A-Z\\]\\[A-Z\\]_sky130_fd_sc_[^_]+__fill_[[:digit:]]+} \$cell match]} { + if {[regexp {.._sky130_fd_sc_[^_]+__fill_[[:digit:]]+} \$cell match]} { ignore class "\$circuit1 \$cell" } } @@ -151,7 +151,7 @@ EOF export NETGEN_COLUMNS=90 export MAGIC_EXT_USE_GDS=1 -netgen -batch source netgenD.tcl >& caravel_3_lvs.log +netgen -batch source netgenD.tcl 2>&1 | tee caravel_3_lvs.log rm netgenD.tcl exit 0 diff --git a/signoff/caravan/standalone_pvr/caravan.lvs.json b/signoff/caravan/standalone_pvr/caravan.lvs.json new file mode 100644 index 00000000..88580540 --- /dev/null +++ b/signoff/caravan/standalone_pvr/caravan.lvs.json @@ -0,0 +1,42806 @@ +[ + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_octl_mux", + "sky130_fd_io__gpiov2_octl_mux" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "w_1191_2415#", + "SEL_H_N", + "SEL_H", + "B_H", + "A_H", + "a_1266_1185#", + "Y_H" + ], [ + "VCCIO", + "SEL_H_N", + "SEL_H", + "B_H", + "A_H", + "VSSIO", + "Y_H" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_pupredrvr_strong_nd2", + "sky130_fd_io__gpiov2_pupredrvr_strong_nd2" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m1", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 10], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__res_generic_m1", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 10 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "EN_FAST[1]", + "EN_FAST[0]", + "EN_FAST[2]", + "EN_FAST[3]", + "VGND_IO", + "PUEN_H", + "a_158_632#", + "DRVHI_H", + "VCC_IO", + "PU_H_N" + ], [ + "EN_FAST[1]", + "EN_FAST[0]", + "EN_FAST[2]", + "EN_FAST[3]", + "VGND_IO", + "PUEN_H", + "(no matching pin)", + "DRVHI_H", + "VCC_IO", + "PU_H_N" + ] + ] + }, + { + "name": [ + "sky130_fd_io__tk_tie_r_out_esd", + "sky130_fd_io__tk_tie_r_out_esd" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "B" + ], [ + "A", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_io__com_cclat", + "sky130_fd_io__com_cclat" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 11], + ["sky130_fd_pr__nfet_g5v0d10v5", 11 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 11 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 11 ] + ] + ], + "nets": [ + 16, + 16 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "PD_DIS_H_uq1", + "OE_H_N", + "PU_DIS_H", + "VCC_IO", + "VGND", + "DRVHI_H_uq5", + "DRVLO_H_N_uq5" + ], [ + "PD_DIS_H", + "OE_H_N", + "PU_DIS_H", + "VCC_IO", + "VGND", + "DRVHI_H", + "DRVLO_H_N" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_pdpredrvr_strong", + "sky130_fd_io__gpiov2_pdpredrvr_strong" + ], + "devices": [ + [ + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 49 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 30 ], + ["sky130_fd_pr__res_generic_m1", 14 ] + ] + ], + "nets": [ + 7, + 60 + ], + "badnets": [ + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "I2C_MODE_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H_N", 1 ] + ] + ], + [ + "i2c_mode_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H", 1 ] + ] + ], + [ + "mod_slow_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "en_fast_h_n", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<0>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/pbias1", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "SLOW_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "net142", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/drvlo_i_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/N0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 8 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 6 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 26 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 49 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "mod_drvlo_h_n_i2c", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "A_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int2", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net157", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net161", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "DRVLO_H_N", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "B_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 7 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "VGND_IO", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 20 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 22 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "pbias_out", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "PDEN_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 6 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net171", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net45", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_nor2_dnw:nor_q0/net17", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int_slow", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/net43", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net88", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net108", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net84", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<101>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<100>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net183", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net039", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net42", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/bias_g", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PD_H[4]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "en_fast_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "PD_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PD_H[3]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "mod_drvlo_h_n", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "Y_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_octl_mux_0/w_1191_2415#", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/SEL_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/B_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "B_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/Y_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "Y_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/A_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "A_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/SEL_H_N", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H_N", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E2/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E1/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1o:e1_q0/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_opto:I76/sky130_fd_io__tk_em1o:e1_q0/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_opto:I77/sky130_fd_io__tk_em1o:e1_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_nand2:I160/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I160/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I98/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I98/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_inv_x1:I93/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_slow_q0", + [ + [ "1", 77 ], + [ "2", 11 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I44", + [ + [ "1", 12 ], + [ "2", 12 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I45", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I12", + [ + [ "1", 77 ], + [ "2", 13 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I33", + [ + [ "1", 77 ], + [ "2", 44 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I32", + [ + [ "1", 4 ], + [ "2", 3 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I31", + [ + [ "1", 3 ], + [ "2", 3 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I30", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I40", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:I73", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I85", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I56", + [ + [ "1", 4 ], + [ "2", 11 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:I75", + [ + [ "1", 4 ], + [ "2", 11 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:I101", + [ + [ "1", 2 ], + [ "2", 11 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I15", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I16", + [ + [ "1", 2 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I17", + [ + [ "1", 9 ], + [ "2", 13 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:mpin_slow_q0", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I90", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I87<1>", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_inv_x1:I93/sky130_fd_pr__nfet_g5v0d10v5:I2", + [ + [ "1", 14 ], + [ "2", 5 ], + [ "4", 14 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I23", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I38", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I94", + [ + [ "1", 44 ], + [ "2", 5 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I78", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I77", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 44 ], + [ "2", 4 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_q0", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_q0", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I18", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I20", + [ + [ "1", 44 ], + [ "2", 5 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I19", + [ + [ "1", 44 ], + [ "2", 5 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_q0", + [ + [ "1", 44 ], + [ "2", 7 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_q0", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_inv_x1_dnw:inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I2", + [ + [ "1", 44 ], + [ "2", 6 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I47", + [ + [ "1", 44 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I34", + [ + [ "1", 44 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I36", + [ + [ "1", 44 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I48", + [ + [ "1", 44 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I41", + [ + [ "1", 2 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:I88", + [ + [ "1", 14 ], + [ "2", 9 ], + [ "4", 14 ] + ] + ], + [ + "sky130_fd_io__tk_opto:I77/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__tk_opto:I76/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 12 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E1/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E2/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E3/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E4/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 12 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E6/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 12 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_octl_mux_0", + [ + [ "SEL_H_N", 1 ], + [ "A_H", 1 ], + [ "Y_H", 1 ], + [ "B_H", 1 ], + [ "SEL_H", 1 ], + [ "a_1266_1185#", 1 ], + [ "w_1191_2415#", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_octl_mux:mux_q0", + [ + [ "SEL_H_N", 5 ], + [ "A_H", 3 ], + [ "Y_H", 7 ], + [ "B_H", 13 ], + [ "SEL_H", 5 ], + [ "VSSIO", 44 ], + [ "VCCIO", 77 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__com_res_weak", + "sky130_fd_io__com_res_weak" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 8], + ["sky130_fd_pr__res_generic_m1", 7 ] + ], [ + ["sky130_fd_pr__res_generic_po", 7 ], + ["sky130_fd_pr__res_generic_m1", 7 ] + ] + ], + "nets": [ + 11, + 10 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__com_res_weak_bentbigres_0/a_n258_6046#", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "RA", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "RA", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ] + ], + [ + [ + [ + "li_n135_6820#", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "n<5>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_io__com_res_weak_bentbigres_0/sky130_fd_pr__res_generic_po:0", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__com_res_weak_bentbigres_0/sky130_fd_pr__res_generic_po:2", + [ + [ "end_a", 2 ] + ] + ] + ], [ + [ + "sky130_fd_pr__res_generic_po:I85", + [ + [ "end_a", 3 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_pddrvr_strong", + "sky130_fd_io__gpiov2_pddrvr_strong" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 28], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 10 ], + ["sky130_fd_pr__res_generic_m2", 17 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 30, + 23 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/PAD", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 28 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_10282_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_5322_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_12266_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_7306_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_3900_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_2908_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_5884_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_14178_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_10844_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_1354_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_7868_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_12828_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_8860_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_13820_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_4330_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_3338_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_11274_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_6314_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_8298_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_13258_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_9290_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_1916_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_4892_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_6876_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_924_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_11836_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_2346_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_9852_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/VSSIO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 28 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 28 ] + ] + ] + ], [ + [ + "PD_H_I2C", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I99/net11", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I99/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I98/net11", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I106/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I110/net11", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I110/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I100/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I103/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I95/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I88/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "PD_H[3]", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 6 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net80", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net78", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net76", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net72", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net68", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net66", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PD_H[2]", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net46", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "TIE_LO_ESD", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VGND_IO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 10 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 10 ] + ] + ], + [ + "PAD", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 10 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:0", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:1", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:2", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:3", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:5", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:6", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:7", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:8", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:9", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:10", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:11", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:12", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:14", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:15", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:16", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:17", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:18", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:19", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:20", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:21", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:22", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:23", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:24", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:25", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:26", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:27", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n24<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n23<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n22<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 7 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n12_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 1 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n32<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n33<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n34<3>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n11<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n13_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n31_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I97/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I108/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I109/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I102/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I104/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I96/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I113/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I99/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I99/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I98/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I106/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I110/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I110/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I100/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I103/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I95/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I88/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_tie_r_out_esd:I49/sky130_fd_pr__res_generic_po:esd_r", + [ + [ "end_a", 21 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__res250only_small", + "sky130_fd_io__res250only_small" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "PAD", + "ROUT" + ], [ + "PAD", + "ROUT" + ] + ] + }, + { + "name": [ + "sky130_fd_io__inv_1", + "sky130_fd_io__inv_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "Y", + "A" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_io__nor2_1", + "sky130_fd_io__nor2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "A", + "VPB", + "B", + "VGND", + "VNB" + ], [ + "Y", + "VPWR", + "A", + "VPB", + "B", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_io__nand2_1", + "sky130_fd_io__nand2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ], [ + "Y", + "VGND", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "name": [ + "sky130_fd_io__com_ctl_ls", + "sky130_fd_io__com_ctl_ls" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 4], + ["sky130_fd_pr__nfet_01v8_lvt", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 8], + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__nfet_01v8_lvt", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 8 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 18, + 17 + ], + "badnets": [ + [ + [ + [ + "VPB", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 2 ] + ] + ], + [ + "VPWR", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ] + ] + ] + ], [ + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 2 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "2", 2 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_octl", + "sky130_fd_io__gpiov2_octl" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 47], + ["sky130_fd_pr__nfet_01v8_lvt", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 51], + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 47 ], + ["sky130_fd_pr__nfet_01v8_lvt", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 51 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 77, + 68 + ], + "badnets": [ + [ + [ + [ + "a_4315_4619#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_4634_3816#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n8755_2046#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n9107_2384#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n9227_2020#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_4634_3414#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_4282_3816#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n9051_2020#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_n8875_2020#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_4514_3388#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 2 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 51 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 34 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "4", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_4458_3414#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "VCC_IO_uq0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 4 ] + ] + ], + [ + "DM_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ] + ] + ], + [ + "DM_H[0]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 14 ] + ] + ], + [ + "VCC_IO_uq1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 20 ] + ] + ], + [ + "a_n8755_2384#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n8931_2384#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "a_n9283_2046#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "a_4338_3622#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_xor:I210/net62", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nor:I381/net16", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/net29", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I210/net58", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/net58", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I382/net25", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "n<8>", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ] + ] + ], + [ + "PDEN_H_N[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 37 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 51 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "4", 2 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 2 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 2 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 40 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 47 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "a_4491_4619#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ], [ + [ + "n<10>", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_nand2:I203/net25", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I187/net25", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ], + [ + [ + [ + "a_4520_7368#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_5348_5728#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "a_4315_5349#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_4282_3414#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "DM_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "DM_H[0]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ] + ] + ], + [ + [ + [ + "a_3933_3414#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "a_3966_4619#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "w_n9346_2317#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 4 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_xor:I200/net54", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "a_5052_5702#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "a_4347_7368#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_n9280_2384#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ], [ + [ + "n<1>", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "n<3>", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net70", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_pr__nfet_g5v0d10v5:123", + [ + [ "1", 6 ], + [ "2", 8 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:50", + [ + [ "1", 96 ], + [ "2", 8 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:3", + [ + [ "1", 96 ], + [ "2", 8 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:104", + [ + [ "1", 96 ], + [ "2", 6 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:76", + [ + [ "1", 6 ], + [ "2", 6 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:59", + [ + [ "1", 96 ], + [ "2", 6 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:38", + [ + [ "1", 96 ], + [ "2", 8 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:28", + [ + [ "1", 3 ], + [ "2", 2 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:8", + [ + [ "1", 6 ], + [ "2", 1 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:61", + [ + [ "1", 96 ], + [ "2", 4 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:94", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:77", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 96 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_nand2:I203/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 99 ], + [ "2", 6 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I187/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 99 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 6 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I382/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/sky130_fd_pr__nfet_g5v0d10v5:I14", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I210/sky130_fd_pr__nfet_g5v0d10v5:I14", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I210/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 6 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nor:I381/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nor:I381/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 99 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/sky130_fd_pr__nfet_g5v0d10v5:I19", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_pr__pfet_g5v0d10v5:72", + [ + [ "1", 33 ], + [ "2", 8 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:62", + [ + [ "1", 33 ], + [ "2", 8 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:53", + [ + [ "1", 33 ], + [ "2", 8 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:49", + [ + [ "1", 6 ], + [ "2", 3 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:18", + [ + [ "1", 33 ], + [ "2", 8 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:20", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:45", + [ + [ "1", 39 ], + [ "2", 6 ], + [ "4", 39 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:31", + [ + [ "1", 39 ], + [ "2", 8 ], + [ "4", 39 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:17", + [ + [ "1", 39 ], + [ "2", 8 ], + [ "4", 39 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:32", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 4 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:7", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 4 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_nor:I381/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 87 ], + [ "2", 8 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I382/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 87 ], + [ "2", 5 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I203/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 87 ], + [ "2", 10 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I187/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 87 ], + [ "2", 10 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nor:I381/sky130_fd_pr__pfet_g5v0d10v5:I12", + [ + [ "1", 5 ], + [ "2", 10 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I187/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 87 ], + [ "2", 8 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/sky130_fd_pr__pfet_g5v0d10v5:I18", + [ + [ "1", 87 ], + [ "2", 10 ], + [ "4", 87 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_obpredrvr", + "sky130_fd_io__gpiov2_obpredrvr" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 20], + ["sky130_fd_pr__nfet_g5v0d10v5", 39], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 23], + ["sky130_fd_pr__res_generic_po", 2 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 75 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 75 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 37 ], + ["sky130_fd_pr__res_generic_po", 2 ] + ] + ], + "nets": [ + 64, + 121 + ], + "badnets": [ + [ + [ + [ + "/sky130_fd_io__com_pdpredrvr_weakv2_0/a_73_866#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/a_311_632#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/a_809_632#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_737_914#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_311_632#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_809_1060#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_809_632#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_311_1060#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_2421_2014#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_weakv2_0/PD_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_weakv2_0/VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 23 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 39 ], + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/SEL_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/B_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "B_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/SEL_H_N", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H_N", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/w_1191_2415#", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/A_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "A_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/Y_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "Y_H", 1 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0/m1_6266_605#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/m1_2838_1831#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 17 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 18 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/PU_H_N[3]", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_562_1898#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/PU_H_N[2]", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/PUEN_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_207_1014#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_250_1898#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int_slow", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net183", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/net17", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/n<3>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<100>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/int<3>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/int<2>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/int<3>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/int<2>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/int<1>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/int<0>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_weak:pu_weak_q0/net21", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_strong_slow:pu_strong_slow_q0/net17", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net88", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net84", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/net90", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/int_slow", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net62", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net171", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net45", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_weak:pd_weak_q0/net25", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_strong_slow:pd_strong_slow_q0/net25", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/mod_drvlo_h_n_i2c", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "A_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int2", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net157", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net161", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__tk_opto:I77/sky130_fd_io__tk_em1o:e1_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__tk_opto:I76/sky130_fd_io__tk_em1o:e1_q0/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1o:e1_q0/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E1/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E2/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__tk_opto:I96/sky130_fd_io__tk_em1o:e1_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_io__tk_em1o:E1/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/en_fast_h_n", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PU_H_N[3]", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "I2C_MODE_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H_N", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/i2c_mode_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/mod_slow_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<0>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/pbias1", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/n<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PU_H_N[2]", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PD_H[3]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/mod_drvlo_h_n", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "Y_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PD_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/en_fast_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "SLOW_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/net142", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/drvlo_i_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/N0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/drvhi_i_h_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "PUEN_H[1]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "PD_H[4]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/bias_g", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/bias_g", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "DRVHI_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 14 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 7 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 49 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 75 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VGND_IO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 67 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 47 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PDEN_H_N[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 7 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 6 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 8 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 6 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/pbias_out", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net42", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/net24", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/net24", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ] + ] + ] + ] + ], + [ + [ + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_158_632#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/a_158_632#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PD_H[1]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "PD_H[0]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PU_H_N[1]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "PU_H_N[0]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PDEN_H_N[0]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PUEN_H[0]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/DRVHI_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 12 ] + ] + ] + ], [ + [ + "DRVLO_H_N", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "B_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 9 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 7 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__pfet_g5v0d10v5:7", + [ + [ "1", 36 ], + [ "2", 5 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__pfet_g5v0d10v5:35", + [ + [ "1", 36 ], + [ "2", 7 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__pfet_g5v0d10v5:36", + [ + [ "1", 36 ], + [ "2", 7 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/sky130_fd_pr__pfet_g5v0d10v5:4", + [ + [ "1", 36 ], + [ "2", 7 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__pfet_g5v0d10v5:5", + [ + [ "1", 36 ], + [ "2", 7 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__nfet_g5v0d10v5:15", + [ + [ "1", 66 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__nfet_g5v0d10v5:42", + [ + [ "1", 9 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/sky130_fd_pr__nfet_g5v0d10v5:1", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/sky130_fd_pr__nfet_g5v0d10v5:8", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__nfet_g5v0d10v5:1", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__nfet_g5v0d10v5:7", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__nfet_g5v0d10v5:9", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__nfet_g5v0d10v5:10", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__res_generic_m1:0", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__res_generic_m1:8", + [ + [ "end_a", 9 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/sky130_fd_pr__res_generic_m1:3", + [ + [ "end_a", 66 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pdpredrvr_weak:pd_weak_q0/sky130_fd_pr__pfet_g5v0d10v5:I24", + [ + [ "1", 127 ], + [ "2", 2 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_q0", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__pfet_g5v0d10v5:mpin_q0", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_q0", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__pfet_g5v0d10v5:mpin_q0", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I34", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I31", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I30", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I12", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I50", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I56", + [ + [ "1", 127 ], + [ "2", 7 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_inv_x1:I93/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_slow_q0", + [ + [ "1", 127 ], + [ "2", 13 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_fast1_q0", + [ + [ "1", 127 ], + [ "2", 12 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:mpin_slow_q0", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_slow_q0", + [ + [ "1", 127 ], + [ "2", 13 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I87<1>", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_inv_x1_dnw:inv_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 127 ], + [ "2", 6 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I44", + [ + [ "1", 12 ], + [ "2", 12 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I45", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I15", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I16", + [ + [ "1", 2 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I6", + [ + [ "1", 127 ], + [ "2", 6 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I33", + [ + [ "1", 127 ], + [ "2", 119 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I32", + [ + [ "1", 4 ], + [ "2", 3 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I31", + [ + [ "1", 3 ], + [ "2", 3 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I30", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I43", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I40", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__pfet_g5v0d10v5:I12", + [ + [ "1", 6 ], + [ "2", 13 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_pr__pfet_g5v0d10v5:I87", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_strong_slow:pd_strong_slow_q0/sky130_fd_pr__pfet_g5v0d10v5:I24", + [ + [ "1", 127 ], + [ "2", 13 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_nand2:I160/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_nand2:I160/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_nand2:I98/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_nand2:I98/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_weak:pu_weak_q0/sky130_fd_pr__pfet_g5v0d10v5:I38", + [ + [ "1", 127 ], + [ "2", 2 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_weak:pu_weak_q0/sky130_fd_pr__pfet_g5v0d10v5:I37", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_strong_slow:pu_strong_slow_q0/sky130_fd_pr__pfet_g5v0d10v5:I38", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_strong_slow:pu_strong_slow_q0/sky130_fd_pr__pfet_g5v0d10v5:I37", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_weak:pu_weak_q0/sky130_fd_pr__nfet_g5v0d10v5:I39", + [ + [ "1", 119 ], + [ "2", 2 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_slow1_q0", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_slow_q0", + [ + [ "1", 5 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_slow1_q0", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_slow_q0", + [ + [ "1", 7 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__nfet_g5v0d10v5:I28", + [ + [ "1", 9 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 119 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_inv_x1:I93/sky130_fd_pr__nfet_g5v0d10v5:I2", + [ + [ "1", 14 ], + [ "2", 5 ], + [ "4", 14 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I94", + [ + [ "1", 119 ], + [ "2", 5 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_q0", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I78", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_q0", + [ + [ "1", 119 ], + [ "2", 7 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_q0", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_inv_x1_dnw:inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I2", + [ + [ "1", 119 ], + [ "2", 6 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I47", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I23", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I20", + [ + [ "1", 119 ], + [ "2", 5 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I19", + [ + [ "1", 119 ], + [ "2", 5 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I34", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I38", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I48", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 119 ], + [ "2", 4 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_pr__nfet_g5v0d10v5:I88", + [ + [ "1", 14 ], + [ "2", 9 ], + [ "4", 14 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_strong_slow:pu_strong_slow_q0/sky130_fd_pr__nfet_g5v0d10v5:I39", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<3>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<2>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<3>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<2>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<1>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<0>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_weak:pd_weak_q0/sky130_fd_pr__nfet_g5v0d10v5:I26", + [ + [ "1", 119 ], + [ "2", 2 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_strong_slow:pd_strong_slow_q0/sky130_fd_pr__nfet_g5v0d10v5:I26", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_q0", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I77", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I18", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__tk_opto:I96/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_io__tk_em1s:E7/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 9 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_io__tk_em1o:E1/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__tk_opto:I77/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__tk_opto:I76/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 12 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1s:e2_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 9 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E1/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E2/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E3/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E6/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 12 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0//sky130_fd_io__gpiov2_octl_mux_0", + [ + [ "SEL_H_N", 1 ], + [ "A_H", 1 ], + [ "Y_H", 1 ], + [ "B_H", 1 ], + [ "SEL_H", 1 ], + [ "a_1266_1185#", 66 ], + [ "w_1191_2415#", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_octl_mux:mux_q0", + [ + [ "SEL_H_N", 5 ], + [ "A_H", 3 ], + [ "Y_H", 7 ], + [ "B_H", 17 ], + [ "SEL_H", 5 ], + [ "VSSIO", 119 ], + [ "VCCIO", 127 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_amux_decoder", + "sky130_fd_io__gpiov2_amux_decoder" + ], + "devices": [ + [ + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 24 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 38 ], + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 60, + 80 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__tap_1_2/VPWR", + [ + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_io__inv_1", "VNB", 15 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ] + ] + ], + [ + "sky130_fd_io__tap_1_2/VPB", + [ + [ "sky130_fd_io__inv_1", "VPB", 15 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ] + ] + ], + [ + "sky130_fd_io__tap_1_2/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 5 ], + [ "sky130_fd_io__nand2_1", "VGND", 3 ] + ] + ], + [ + "sky130_fd_io__inv_1_10/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_11/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_12/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_13/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_14/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_0/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_1/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_2/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_3/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_4/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_5/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_6/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_7/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_8/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_9/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_10/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_11/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_12/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_13/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_14/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_0/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_1/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_2/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_3/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_4/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_5/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_6/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_7/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_8/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_9/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_0/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_2/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_1/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_3/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_0/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_2/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_1/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_3/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_0/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_2/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_1/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_3/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_0/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_1/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_2/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_3/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_0/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_1/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_2/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_3/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_0/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_1/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_2/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_3/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_8/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 3 ], + [ "sky130_fd_io__nand2_1", "VGND", 1 ] + ] + ], + [ + "sky130_fd_io__tap_1_1/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 7 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ] + ] + ] + ], [ + [ + "ANALOG_EN", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "OUT", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "ana_en_i_n", + [ + [ "sky130_fd_io__nor2_1", "A", 4 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "pol_xor_out", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/inor", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "int_pd_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "net144", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "int_pu_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "net137", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "ana_sel_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "NGA_PAD_VSWITCH_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "NGB_PAD_VSWITCH_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "PU_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "PD_VSWITCH_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sndNA", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sndPA", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ] + ] + ], + [ + "out_i_n", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ], + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/pmid", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 3 ] + ] + ], + [ + "VSSD", + [ + [ "sky130_fd_io__nor2_1", "VGND", 4 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VGND", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 24 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 38 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 4 ], + [ "sky130_fd_pr__nfet_01v8", "4", 5 ], + [ "sky130_fd_io__inv_1", "VGND", 15 ], + [ "sky130_fd_io__inv_1", "VNB", 15 ] + ] + ], + [ + "VCCD", + [ + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 22 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 24 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 3 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 5 ], + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__inv_1", "VPB", 15 ] + ] + ], + [ + "ana_pol_i", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "out_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PGB_PAD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PGA_PAD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor0", + [ + [ "1", 117 ], + [ "2", 6 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor1", + [ + [ "1", 117 ], + [ "2", 6 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi10", + [ + [ "1", 117 ], + [ "2", 6 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi11", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi20", + [ + [ "1", 117 ], + [ "2", 5 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor0", + [ + [ "1", 100 ], + [ "2", 6 ], + [ "4", 100 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor1", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 100 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi10", + [ + [ "1", 100 ], + [ "2", 6 ], + [ "4", 100 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi11", + [ + [ "1", 100 ], + [ "2", 6 ], + [ "4", 100 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi20", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 100 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__nand2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nand2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nand2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nand2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__nand2_1:I111", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "B", 6 ], + [ "Y", 2 ], + [ "A", 6 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "sky130_fd_io__nand2_1:I110", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "B", 2 ], + [ "Y", 2 ], + [ "A", 5 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__nor2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nor2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nor2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nor2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__inv_1_10", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_11", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_12", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_13", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_14", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_4", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_5", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_6", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_7", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_8", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_9", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__inv_1:I58", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "Y", 5 ], + [ "A", 1 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "sky130_fd_io__inv_1:I43", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "Y", 3 ], + [ "A", 1 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "sky130_fd_io__inv_1:I44", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "Y", 6 ], + [ "A", 3 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ipath_hvls", + "sky130_fd_io__gpiov2_ipath_hvls" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 10], + ["sky130_fd_pr__nfet_g5v0d10v5", 11 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 10 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 11 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "MODE_NORMAL_N", + "INB_VCCHIB", + "IN_VCCHIB", + "MODE_VCCHIB", + "OUT_B", + "VSSD", + "VDDIO_Q", + "MODE_NORMAL", + "IN_VDDIO", + "OUT", + "MODE_VCCHIB_N" + ], [ + "MODE_NORMAL_N", + "INB_VCCHIB", + "IN_VCCHIB", + "MODE_VCCHIB", + "OUT_B", + "VSSD", + "VDDIO_Q", + "MODE_NORMAL", + "IN_VDDIO", + "OUT", + "MODE_VCCHIB_N" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_vcchib_in_buf", + "sky130_fd_io__gpiov2_vcchib_in_buf" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8", 6], + ["sky130_fd_pr__nfet_g5v0d10v5", 4], + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8", 6 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "IN_H", + "VSSD", + "OUT", + "OUT_N", + "MODE_VCCHIB_LV_N", + "VCCHIB" + ], [ + "IN_H", + "VSSD", + "OUT", + "OUT_N", + "MODE_VCCHIB_LV_N", + "VCCHIB" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_in_buf", + "sky130_fd_io__gpiov2_in_buf" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 14], + ["sky130_fd_pr__nfet_g5v0d10v5", 14 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 14 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 14 ] + ] + ], + "nets": [ + 20, + 20 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VTRIP_SEL_H_N", + "MODE_NORMAL_N_uq1", + "VSSD", + "VDDIO_Q", + "IN_H", + "OUT_N", + "VTRIP_SEL_H", + "IN_VT", + "OUT" + ], [ + "VTRIP_SEL_H_N", + "MODE_NORMAL_N", + "VSSD", + "VDDIO_Q", + "IN_H", + "OUT_N", + "VTRIP_SEL_H", + "IN_VT", + "OUT" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_inbuf_lvinv_x1", + "sky130_fd_io__gpiov2_inbuf_lvinv_x1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 6 + ], + "badnets": [ + [ + [ + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8", "4", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ] + ] + ], + [ + "VNB", + [ + [ "sky130_fd_pr__nfet_01v8", "4", 1 ] + ] + ], + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ], + [ + "VPB", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ipath_lvls", + "sky130_fd_io__gpiov2_ipath_lvls" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 7], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 18, + 18 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "a_323_2354#", + "MODE_NORMAL_LV", + "MODE_VCCHIB_LV_N", + "MODE_NORMAL_LV_N", + "VCCHIB", + "IN_VDDIO", + "MODE_VCCHIB_LV", + "OUT", + "IN_VCCHIB", + "OUT_B", + "VSSD" + ], [ + "(no matching pin)", + "MODE_NORMAL_LV", + "MODE_VCCHIB_LV_N", + "MODE_NORMAL_LV_N", + "VCCHIB", + "IN_VDDIO", + "MODE_VCCHIB_LV", + "OUT", + "IN_VCCHIB", + "OUT_B", + "VSSD" + ] + ] + }, + { + "name": [ + "sky130_fd_io__signal_5_sym_hv_local_5term", + "sky130_fd_io__signal_5_sym_hv_local_5term" + ], + "devices": [ + [ + ["sky130_fd_pr__esd_nfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m1", 2 ] + ], [ + ["sky130_fd_pr__esd_nfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m1", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "NBODY", + "GATE", + "VGND", + "IN", + "m1_204_67#", + "NWELLRING" + ], [ + "NBODY", + "GATE", + "VGND", + "IN", + "net16", + "NWELLRING" + ] + ] + }, + { + "name": [ + "sky130_fd_io__res75only_small", + "sky130_fd_io__res75only_small" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "PAD", + "ROUT" + ], [ + "PAD", + "ROUT" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_octl_dat", + "sky130_fd_io__gpiov2_octl_dat" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 6], + ["sky130_fd_pr__pfet_g5v0d10v5", 130], + ["sky130_fd_pr__nfet_01v8_lvt", 6], + ["sky130_fd_pr__nfet_g5v0d10v5", 142], + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_io__com_cclat", 1], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 37], + ["sky130_fd_pr__res_generic_po", 2 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 6 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 130 ], + ["sky130_fd_pr__nfet_01v8_lvt", 6 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 142 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_io__com_cclat", 1 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 37 ], + ["sky130_fd_pr__res_generic_po", 2 ] + ] + ], + "nets": [ + 204, + 203 + ], + "badnets": [ + [ + [ + [ + "DM_H[1]_uq0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ], [ + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_amux_ctl_logic", + "sky130_fd_io__gpiov2_amux_ctl_logic" + ], + "devices": [ + [ + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 71 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 105 ], + ["sky130_fd_pr__nfet_05v0_nvt", 14 ], + ["sky130_fd_pr__nfet_01v8_lvt", 14 ], + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ] + ], + "nets": [ + 60, + 156 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_11/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_13/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_1/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_3/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_5/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_7/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_10/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_12/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_9/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_14/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_0/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_2/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_4/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_6/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_0/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_2/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_4/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_6/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_11/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_13/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_1/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_3/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_5/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_7/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_10/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_9/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_12/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_14/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 3 ], + [ "sky130_fd_io__nand2_1", "VGND", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_1/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 7 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VPWR", + [ + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VPB", + [ + [ "sky130_fd_io__inv_1", "VPB", 15 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_io__inv_1", "VNB", 15 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 5 ], + [ "sky130_fd_io__nand2_1", "VGND", 3 ] + ] + ] + ], [ + [ + "OUT", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "amux_en_vdda_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "pd_csd_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "PU_CSD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net248", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "amux_en_vswitch_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 6 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "amux_en_vdda_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "PD_CSD_VSWITCH_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_pol_i", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/out_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net274", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "amux_en_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_en_i_n", + [ + [ "sky130_fd_io__nor2_1", "A", 4 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/pol_xor_out", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/inor", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net254", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/ana_en_i_n", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "ANALOG_EN", + [ + [ "sky130_fd_io__inv_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/out_i_n", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ], + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/pmid", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net275", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/ana_en_i", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/net61", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/int_pd_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/net144", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/int_pu_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/net137", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_sel_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sndNA", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sndPA", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net42", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net38", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VCCD", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 26 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 28 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "2", 14 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 5 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 7 ], + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__inv_1", "VPB", 15 ] + ] + ], + [ + "VDDA", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 11 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 11 ] + ] + ], + [ + "VDDIO_Q", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 13 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 13 ] + ] + ], + [ + "VSSA", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 33 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 47 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 6 ] + ] + ], + [ + "VSSD", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 38 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 58 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 8 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 8 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VGND", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8", "4", 7 ], + [ "sky130_fd_io__inv_1", "VGND", 15 ], + [ "sky130_fd_io__inv_1", "VNB", 15 ] + ] + ], + [ + "VSWITCH", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 19 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net54", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net54", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net58", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net58", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net38", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net42", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "ngb_pad_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "nga_pad_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PGB_PAD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PGA_PAD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "amux_en_vddio_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 8 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "amux_en_vddio_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 8 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pucsd_inv:I38/sky130_fd_pr__pfet_g5v0d10v5:I74", + [ + [ "1", 26 ], + [ "2", 6 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__pfet_g5v0d10v5:I517", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__amx_inv1:I90/sky130_fd_pr__pfet_g5v0d10v5:I54", + [ + [ "1", 38 ], + [ "2", 6 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 26 ], + [ "2", 6 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I9", + [ + [ "1", 26 ], + [ "2", 3 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 38 ], + [ "2", 4 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I9", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 26 ], + [ "2", 6 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 26 ], + [ "2", 5 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pucsd_inv:I38/sky130_fd_pr__nfet_g5v0d10v5:I75", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I414", + [ + [ "1", 99 ], + [ "2", 5 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I519", + [ + [ "1", 99 ], + [ "2", 99 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__amx_inv1:I90/sky130_fd_pr__nfet_g5v0d10v5:I92", + [ + [ "1", 99 ], + [ "2", 6 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I17", + [ + [ "1", 99 ], + [ "2", 5 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I25", + [ + [ "1", 4 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 5 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__nfet_05v0_nvt:I21", + [ + [ "1", 2 ], + [ "2", 126 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__nfet_05v0_nvt:I20", + [ + [ "1", 2 ], + [ "2", 126 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_05v0_nvt:I21", + [ + [ "1", 2 ], + [ "2", 126 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_05v0_nvt:I20", + [ + [ "1", 2 ], + [ "2", 126 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor0", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor1", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi10", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi11", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi20", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I15/sky130_fd_pr__nfet_01v8:I27", + [ + [ "1", 177 ], + [ "2", 3 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I16/sky130_fd_pr__nfet_01v8:I27", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor0", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor1", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi10", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi11", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi20", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I15/sky130_fd_pr__pfet_01v8_hvt:I29", + [ + [ "1", 126 ], + [ "2", 3 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I16/sky130_fd_pr__pfet_01v8_hvt:I29", + [ + [ "1", 126 ], + [ "2", 5 ], + [ "4", 126 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__nand2_1:I111", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "B", 6 ], + [ "Y", 2 ], + [ "A", 6 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__nand2_1:I110", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "B", 2 ], + [ "Y", 2 ], + [ "A", 5 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_10", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_11", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_12", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_13", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_14", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_4", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_5", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_6", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_7", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_8", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_9", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I58", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 5 ], + [ "A", 3 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I43", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 3 ], + [ "A", 1 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I44", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 6 ], + [ "A", 3 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ibuf_se", + "sky130_fd_io__gpiov2_ibuf_se" + ], + "devices": [ + [ + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 21], + ["sky130_fd_pr__nfet_g5v0d10v5", 21], + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 9], + ["sky130_fd_pr__pfet_01v8", 9 ] + ], [ + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 21 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 21 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 9 ], + ["sky130_fd_pr__pfet_01v8", 9 ] + ] + ], + "nets": [ + 45, + 45 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VCCHIB", + "VDDIO_Q", + "VSSD", + "MODE_VCCHIB_N", + "IN_H", + "IBUFMUX_OUT", + "IN_VT", + "VTRIP_SEL_H", + "ENABLE_VDDIO_LV", + "sky130_fd_io__gpiov2_ipath_lvls_0/a_323_2354#", + "MODE_NORMAL_N", + "IBUFMUX_OUT_H", + "VTRIP_SEL_H_N" + ], [ + "VCCHIB", + "VDDIO_Q", + "VSSD", + "MODE_VCCHIB_N", + "IN_H", + "IBUFMUX_OUT", + "IN_VT", + "VTRIP_SEL_H", + "ENABLE_VDDIO_LV", + "(no matching pin)", + "MODE_NORMAL_N", + "IBUFMUX_OUT_H", + "VTRIP_SEL_H_N" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ctl_lsbank", + "sky130_fd_io__gpiov2_ctl_lsbank" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 12], + ["sky130_fd_pr__pfet_g5v0d10v5", 24], + ["sky130_fd_pr__nfet_01v8_lvt", 12], + ["sky130_fd_pr__nfet_g5v0d10v5", 48], + ["sky130_fd_pr__pfet_01v8_hvt", 12], + ["sky130_fd_pr__nfet_01v8", 12], + ["sky130_fd_pr__res_generic_m1", 26], + ["sky130_fd_pr__res_generic_m2", 4 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 12 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 24 ], + ["sky130_fd_pr__nfet_01v8_lvt", 12 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 48 ], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ], + ["sky130_fd_pr__nfet_01v8", 12 ], + ["sky130_fd_pr__res_generic_m1", 25 ], + ["sky130_fd_pr__res_generic_m2", 4 ] + ] + ], + "nets": [ + 107, + 102 + ], + "badnets": [ + [ + [ + [ + "DM_H_N[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H_N[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VTRIP_SEL_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VTRIP_SEL_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/a_1762_n1276#", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "w_15552_2653#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "m1_2266_545#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 20 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 20 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 12 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 12 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 12 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 48 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 36 ], + [ "sky130_fd_pr__nfet_01v8", "4", 12 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 10 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "m1_10303_543#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "m1_10109_333#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "m1_2267_543#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "m2_14990_104#", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "OD_I_H", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ] + ] + ] + ], [ + [ + "VTRIP_SEL_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VTRIP_SEL_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H_N[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H_N[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "IB_MODE_SEL_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "IB_MODE_SEL_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_rst_q0/sky130_fd_io__tk_em1o:e2_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_st_q0/sky130_fd_io__tk_em1o:e2_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_optiB:I598/sky130_fd_io__tk_em2o:e2_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 36 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 48 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 12 ], + [ "sky130_fd_pr__nfet_01v8", "4", 12 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 12 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 12 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 12 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 24 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 24 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "/sky130_fd_io__com_ctl_ls_1v2_0/a_361_1391#", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_v2_0/a_361_1391#", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_361_1391#", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_1v2_0/a_957_1391#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_v2_0/a_957_1391#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_957_1391#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_lsv2_0/a_4933_638#", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_lsv2_0/a_4700_968#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:I595/net122", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/net122", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/net122", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/net122", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/net130", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/net130", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/net130", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/net130", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "/sky130_fd_io__com_ctl_ls_1v2_0/a_65_861#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_1v2_0/a_130_181#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_v2_0/a_65_861#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_v2_0/a_130_181#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_65_861#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_130_181#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:I595/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ] + ] + ], + [ + [ + [ + "/sky130_fd_io__com_ctl_lsv2_0/a_4739_1530#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_lsv2_0/a_4793_n866#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_lsv2_0/VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ] + ], [ + [ + "OD_I_H", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ] + ] + ] + ] + ], + [ + [ + [ + "HLD_I_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 12 ] + ] + ] + ], [ + [ + "HLD_I_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 12 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_1v2_0/SET_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/RST_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/SET_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/RST_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/SET_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/RST_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_lsv2_0/RST_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "ib_mode_sel_rst_h", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "dm_rst_h<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "dm_rst_h<2>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "trip_sel_rst_h", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "dm_st_h<2>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "dm_st_h<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "trip_sel_st_h", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_lsv2_0/SET_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ] + ] + ] + ], [ + [ + "ib_mode_sel_st_h", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_pr__res_generic_m1:0", + [ + [ "end_a", 147 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:12", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:16", + [ + [ "end_a", 147 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:27", + [ + [ "end_a", 147 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:28", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:11", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:26", + [ + [ "end_a", 147 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:34", + [ + [ "end_a", 2 ] + ] + ] + ], [ + [ + "sky130_fd_io__tk_opti:trip_sel_st_q0/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 149 ] + ] + ], + [ + "sky130_fd_io__tk_opti:I803<1>/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 149 ] + ] + ], + [ + "sky130_fd_io__tk_opti:I802<1>/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 149 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_rst_q0/sky130_fd_io__tk_em1o:e2_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 149 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_st_q0/sky130_fd_io__tk_em1o:e2_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_rst_q0/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "sky130_fd_io__tk_opti:I804<1>/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "sky130_fd_io__tk_opti:I805<1>/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_pr__res_generic_m2:19", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m2:40", + [ + [ "end_a", 5 ] + ] + ] + ], [ + [ + "sky130_fd_io__tk_optiA:I597/sky130_fd_io__tk_em2s:e1_q0/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "sky130_fd_io__tk_optiB:I598/sky130_fd_io__tk_em2o:e2_q0/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 6 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:14", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:21", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:14", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:22", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:14", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:22", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:26", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:29", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:28", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:30", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:28", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:30", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_lsv2_0/sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_lsv2_0/sky130_fd_pr__nfet_g5v0d10v5:9", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnset_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:mnset_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:mnset_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:mnset_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:18", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:25", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:18", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:26", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:18", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:26", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I4", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I3", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I4", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I3", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I4", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I3", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I4", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I3", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__pfet_g5v0d10v5:23", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__pfet_g5v0d10v5:16", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__pfet_g5v0d10v5:23", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__pfet_g5v0d10v5:16", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__pfet_g5v0d10v5:22", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__pfet_g5v0d10v5:16", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__pfet_g5v0d10v5:9", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__pfet_g5v0d10v5:1", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__pfet_g5v0d10v5:9", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__pfet_g5v0d10v5:1", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__pfet_g5v0d10v5:8", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__pfet_g5v0d10v5:1", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__pad_esd", + "sky130_fd_io__pad_esd" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "m4_960_20253#", + "m5_1354_20520#", + "(no pin)" + ], [ + "m4_960_20297#", + "m5_1354_20528#", + "VSUBS" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3" + ], [ + "1", + "2", + "3" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_amux", + "sky130_fd_io__gpiov2_amux" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 12], + ["sky130_fd_pr__pfet_g5v0d10v5", 6], + ["sky130_fd_io__res75only_small", 14], + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 127 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 79 ], + ["sky130_fd_io__res75only_small", 14 ], + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_pr__nfet_05v0_nvt", 14 ], + ["sky130_fd_pr__nfet_01v8_lvt", 14 ], + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ] + ], + "nets": [ + 109, + 176 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_P0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_P1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_P0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_P1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_N0", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_N1", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_N0", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_N1", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_N2", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_N3", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_N2", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_N3", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_10/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_13/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_0/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_3/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_4/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_5/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_6/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_8/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_4/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_6/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_10/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_1/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_12/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_3/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_14/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_5/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_7/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_9/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_0/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_11/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_2/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_13/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_9/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_0/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_11/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_2/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_13/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_4/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_6/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_10/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_1/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_12/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_3/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_14/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_5/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_7/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/VDDA", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_10/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 1 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_13/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 1 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_0/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 1 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_3/PAD", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ], + [ "sky130_fd_io__res75only_small", "PAD", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_2/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_1/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_5/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_8/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 3 ], + [ "sky130_fd_io__nand2_1", "VGND", 1 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_io__inv_1", "VNB", 15 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VPB", + [ + [ "sky130_fd_io__inv_1", "VPB", 15 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VPWR", + [ + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_1/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 7 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 5 ], + [ "sky130_fd_io__nand2_1", "VGND", 3 ] + ] + ] + ], [ + [ + "ANALOG_EN", + [ + [ "sky130_fd_io__inv_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/net74", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/out_i_n", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ], + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/pmid", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net275", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/ana_en_i", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/net61", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 2 ] + ] + ], + [ + "OUT", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "HLD_I_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/int_pd_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/net144", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/int_pu_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/net137", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_sel_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sndNA", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sndPA", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net42", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net42", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VSSIO_Q", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net248", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "pu_csd_vddioq_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vdda_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_pol_i", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/out_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net274", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "pd_csd_vswitch_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vswitch_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 6 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VDDA", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 13 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 11 ] + ] + ], + [ + "VSSA", + [ + [ "sky130_fd_io__res75only_small", "PAD", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 59 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 41 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 6 ] + ] + ], + [ + "VSWITCH", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 19 ] + ] + ], + [ + "HLD_I_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_en_i_n", + [ + [ "sky130_fd_io__nor2_1", "A", 4 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/pol_xor_out", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/inor", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/ana_en_i_n", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "net0127", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VDDIO_Q", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 15 ] + ] + ], + [ + "VSSD", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 38 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 58 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 8 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 8 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VGND", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8", "4", 7 ], + [ "sky130_fd_io__inv_1", "VGND", 15 ], + [ "sky130_fd_io__inv_1", "VNB", 15 ] + ] + ], + [ + "VCCD", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 26 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 28 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "2", 14 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 5 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 7 ], + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__inv_1", "VPB", 15 ] + ] + ], + [ + "PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 8 ], + [ "sky130_fd_io__res75only_small", "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vddio_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 8 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vddio_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 8 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net254", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/net64", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/net64", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "pgb_pad_vddioq_h_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "pga_pad_vddioq_h_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/ngb_pad_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/nga_pad_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/pd_csd_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vdda_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "net97", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "net101", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__nfet_g5v0d10v5:0", + [ + [ "1", 9 ], + [ "2", 4 ], + [ "4", 9 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__nfet_g5v0d10v5:2", + [ + [ "1", 9 ], + [ "2", 4 ], + [ "4", 9 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__nfet_g5v0d10v5:0", + [ + [ "1", 9 ], + [ "2", 4 ], + [ "4", 9 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__nfet_g5v0d10v5:2", + [ + [ "1", 9 ], + [ "2", 4 ], + [ "4", 9 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 6 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 6 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 6 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 6 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__pfet_g5v0d10v5:3", + [ + [ "1", 9 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__pfet_g5v0d10v5:22", + [ + [ "1", 9 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__pfet_g5v0d10v5:3", + [ + [ "1", 9 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__pfet_g5v0d10v5:22", + [ + [ "1", 9 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__nfet_g5v0d10v5:I78<1>", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__nfet_g5v0d10v5:I77<1>", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__nfet_g5v0d10v5:I78<1>", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__nfet_g5v0d10v5:I77<1>", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__nfet_g5v0d10v5:I78<0>", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__nfet_g5v0d10v5:I77<0>", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__nfet_g5v0d10v5:I78<0>", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__nfet_g5v0d10v5:I77<0>", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pucsd_inv:I38/sky130_fd_pr__nfet_g5v0d10v5:I75", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I519", + [ + [ "1", 123 ], + [ "2", 123 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I17", + [ + [ "1", 177 ], + [ "2", 10 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 3 ], + [ "2", 10 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I17", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_pr__nfet_g5v0d10v5:I104", + [ + [ "1", 123 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 123 ], + [ "2", 6 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 123 ], + [ "2", 3 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 123 ], + [ "2", 6 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 177 ], + [ "2", 1 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 5 ], + [ "2", 8 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I8", + [ + [ "1", 5 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I7", + [ + [ "1", 6 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I8", + [ + [ "1", 5 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I7", + [ + [ "1", 6 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__pfet_g5v0d10v5:I22", + [ + [ "1", 10 ], + [ "2", 8 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__pfet_g5v0d10v5:I36", + [ + [ "1", 10 ], + [ "2", 8 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__pfet_g5v0d10v5:I22", + [ + [ "1", 10 ], + [ "2", 8 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__pfet_g5v0d10v5:I36", + [ + [ "1", 10 ], + [ "2", 8 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pucsd_inv:I38/sky130_fd_pr__pfet_g5v0d10v5:I74", + [ + [ "1", 34 ], + [ "2", 6 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 34 ], + [ "2", 6 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I9", + [ + [ "1", 34 ], + [ "2", 3 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 38 ], + [ "2", 6 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 24 ], + [ "2", 6 ], + [ "4", 24 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 24 ], + [ "2", 5 ], + [ "4", 24 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 24 ], + [ "2", 6 ], + [ "4", 24 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 34 ], + [ "2", 5 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 34 ], + [ "2", 6 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 34 ], + [ "2", 6 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 34 ], + [ "2", 5 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__pfet_g5v0d10v5:I517", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I9", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor0", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor1", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi10", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi11", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi20", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I15/sky130_fd_pr__nfet_01v8:I27", + [ + [ "1", 177 ], + [ "2", 3 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I16/sky130_fd_pr__nfet_01v8:I27", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor0", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor1", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi10", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi11", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi20", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I15/sky130_fd_pr__pfet_01v8_hvt:I29", + [ + [ "1", 126 ], + [ "2", 3 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I16/sky130_fd_pr__pfet_01v8_hvt:I29", + [ + [ "1", 126 ], + [ "2", 5 ], + [ "4", 126 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__nand2_1:I111", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "B", 6 ], + [ "Y", 2 ], + [ "A", 6 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__nand2_1:I110", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "B", 2 ], + [ "Y", 2 ], + [ "A", 5 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_10", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_11", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_12", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_13", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_14", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_4", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_5", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_6", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_7", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_8", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_9", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I58", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 5 ], + [ "A", 3 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I43", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 3 ], + [ "A", 1 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I44", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 6 ], + [ "A", 3 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__res75only_small_10", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_11", + [ + [ "PAD", 2 ], + [ "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_13", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_12", + [ + [ "PAD", 2 ], + [ "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_0", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_1", + [ + [ "PAD", 2 ], + [ "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_2", + [ + [ "PAD", 2 ], + [ "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_3", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_4", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_5", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_6", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_8", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__res75only_small:I55", + [ + [ "PAD", 10 ], + [ "ROUT", 10 ] + ] + ], + [ + "sky130_fd_io__res75only_small:I53", + [ + [ "PAD", 10 ], + [ "ROUT", 10 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ipath", + "sky130_fd_io__gpiov2_ipath" + ], + "devices": [ + [ + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 36], + ["sky130_fd_pr__nfet_g5v0d10v5", 37], + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 9], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2], + ["sky130_fd_io__res250only_small", 1 ] + ], [ + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 36 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 37 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 9 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2 ], + ["sky130_fd_io__res250only_small", 1 ] + ] + ], + "nets": [ + 66, + 64 + ], + "badnets": [ + [ + [ + [ + "MODE_VCCHIB_N", + [ + [ "sky130_fd_io__gpiov2_ipath_hvls", "MODE_VCCHIB_N", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "MODE_VCCHIB_N_uq1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VDDIO_Q_uq0", + [ + [ "sky130_fd_io__gpiov2_ipath_hvls", "VDDIO_Q", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 13 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 16 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "NWELLRING", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "m1_204_67#", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "IN", 1 ] + ] + ], + [ + "VDDIO_Q", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 14 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 15 ] + ] + ] + ], [ + [ + "mode_vcchib_n", + [ + [ "sky130_fd_io__gpiov2_ipath_hvls", "MODE_VCCHIB_N", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VDDIO_Q", + [ + [ "sky130_fd_io__gpiov2_ipath_hvls", "VDDIO_Q", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 27 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 31 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "NWELLRING", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "IN", 1 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "net16", 2 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ctl", + "sky130_fd_io__gpiov2_ctl" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 14], + ["sky130_fd_pr__pfet_g5v0d10v5", 46], + ["sky130_fd_pr__nfet_01v8_lvt", 14], + ["sky130_fd_pr__nfet_g5v0d10v5", 74], + ["sky130_fd_pr__pfet_01v8_hvt", 14], + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__res_generic_m1", 28], + ["sky130_fd_pr__res_generic_m2", 4 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 14 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 46 ], + ["sky130_fd_pr__nfet_01v8_lvt", 14 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 74 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ], + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__res_generic_m1", 28 ], + ["sky130_fd_pr__res_generic_m2", 4 ] + ] + ], + "nets": [ + 135, + 132 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__gpiov2_ctl_lsbank_0/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_1762_n1276#", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "a_11799_3638#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VCC_IO_uq0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 24 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 24 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 22 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 14 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 14 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 14 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 74 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 58 ], + [ "sky130_fd_pr__nfet_01v8", "4", 14 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 12 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "ENABLE_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ] + ] + ] + ], [ + [ + "ENABLE_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 58 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 74 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 14 ], + [ "sky130_fd_pr__nfet_01v8", "4", 14 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 14 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 14 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 14 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 43 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 46 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__com_busses_esd", + "sky130_fd_io__com_busses_esd" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "sky130_fd_io__pad_esd_0/m5_1354_20520#", + "sky130_fd_io__pad_esd_0/m4_960_20253#", + "sky130_fd_io__com_bus_hookup_0/VCCHIB", + "sky130_fd_io__com_bus_hookup_0/VSSD", + "sky130_fd_io__com_bus_hookup_0/VSSA", + "sky130_fd_io__com_bus_hookup_0/VDDIO", + "sky130_fd_io__com_bus_hookup_0/VSSIO", + "sky130_fd_io__com_bus_hookup_0/AMUXBUS_A", + "sky130_fd_io__com_bus_hookup_0/VCCD", + "sky130_fd_io__com_bus_hookup_0/AMUXBUS_B", + "sky130_fd_io__com_bus_hookup_0/VSWITCH", + "sky130_fd_io__com_bus_hookup_0/VDDA", + "sky130_fd_io__com_bus_hookup_0/VDDIO_Q", + "sky130_fd_io__com_bus_hookup_0/VSSIO_Q", + "(no pin)" + ], [ + "sky130_fd_io__pad_esd_0/m4_960_20297#", + "sky130_fd_io__pad_esd_0/m5_1354_20528#", + "sky130_fd_io__com_bus_hookup_0/VCCHIB", + "sky130_fd_io__com_bus_hookup_0/VSSD", + "sky130_fd_io__com_bus_hookup_0/VSSA", + "sky130_fd_io__com_bus_hookup_0/VDDIO", + "sky130_fd_io__com_bus_hookup_0/VSSIO", + "sky130_fd_io__com_bus_hookup_0/AMUXBUS_A", + "sky130_fd_io__com_bus_hookup_0/VCCD", + "sky130_fd_io__com_bus_hookup_0/AMUXBUS_B", + "sky130_fd_io__com_bus_hookup_0/VSWITCH", + "sky130_fd_io__com_bus_hookup_0/VDDA", + "sky130_fd_io__com_bus_hookup_0/VDDIO_Q", + "sky130_fd_io__com_bus_hookup_0/VSSIO_Q", + "VSUBS" + ] + ] + }, + { + "name": [ + "sky130_fd_io__top_gpiov2", + "sky130_fd_io__top_gpiov2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 34], + ["sky130_fd_pr__pfet_g5v0d10v5", 300], + ["sky130_fd_pr__nfet_01v8_lvt", 34], + ["sky130_fd_pr__nfet_g5v0d10v5", 392], + ["sky130_fd_pr__pfet_01v8_hvt", 29], + ["sky130_fd_pr__nfet_01v8", 36], + ["sky130_fd_io__com_cclat", 1], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 73], + ["sky130_fd_pr__res_generic_po", 14], + ["sky130_fd_pr__res_generic_m2", 34], + ["sky130_fd_io__res250only_small", 2], + ["sky130_fd_io__res75only_small", 18], + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_m4", 1 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 34 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 300 ], + ["sky130_fd_pr__nfet_01v8_lvt", 34 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 392 ], + ["sky130_fd_pr__pfet_01v8_hvt", 29 ], + ["sky130_fd_pr__nfet_01v8", 36 ], + ["sky130_fd_io__com_cclat", 1 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 73 ], + ["sky130_fd_pr__res_generic_po", 14 ], + ["sky130_fd_pr__res_generic_m2", 34 ], + ["sky130_fd_io__res250only_small", 2 ], + ["sky130_fd_io__res75only_small", 18 ], + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_m4", 1 ] + ] + ], + "nets": [ + 599, + 597 + ], + "badnets": [ + [ + [ + [ + "VSSIO_uq2", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 12 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 12 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 97 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 130 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VDDIO_uq2", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 47 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 67 ], + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ], [ + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 106 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 139 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 59 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 79 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "pins": [ + [ + "1", + "2", + "3" + ], [ + "1", + "2", + "3" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2_2", + "sky130_fd_sc_hd__nand2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "A", + "VNB", + "B", + "VPWR", + "VPB" + ], [ + "VGND", + "Y", + "A", + "VNB", + "B", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_2", + "sky130_fd_sc_hd__inv_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "Y", + "A" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor2_2", + "sky130_fd_sc_hd__nor2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "B", + "VGND", + "VNB", + "A", + "VPB", + "Y" + ], [ + "VPWR", + "B", + "VGND", + "VNB", + "A", + "VPB", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__conb_1", + "sky130_fd_sc_hd__conb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 2 ] + ], [ + ["sky130_fd_pr__res_generic_po", 2 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "LO", + "HI", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "LO", + "HI", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_6", + "sky130_fd_sc_hd__decap_6" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_8", + "sky130_fd_sc_hd__decap_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_3", + "sky130_fd_sc_hd__decap_3" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_4", + "sky130_fd_sc_hd__decap_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_ef_io__gpiov2_pad", + "sky130_ef_io__gpiov2_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 34], + ["sky130_fd_pr__pfet_g5v0d10v5", 300], + ["sky130_fd_pr__nfet_01v8_lvt", 34], + ["sky130_fd_pr__nfet_g5v0d10v5", 392], + ["sky130_fd_pr__pfet_01v8_hvt", 29], + ["sky130_fd_pr__nfet_01v8", 36], + ["sky130_fd_io__com_cclat", 1], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 73], + ["sky130_fd_pr__res_generic_po", 14], + ["sky130_fd_pr__res_generic_m2", 34], + ["sky130_fd_io__res250only_small", 2], + ["sky130_fd_io__res75only_small", 18], + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_m4", 1 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 34 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 300 ], + ["sky130_fd_pr__nfet_01v8_lvt", 34 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 392 ], + ["sky130_fd_pr__pfet_01v8_hvt", 29 ], + ["sky130_fd_pr__nfet_01v8", 36 ], + ["sky130_fd_io__com_cclat", 1 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 73 ], + ["sky130_fd_pr__res_generic_po", 14 ], + ["sky130_fd_pr__res_generic_m2", 34 ], + ["sky130_fd_io__res250only_small", 2 ], + ["sky130_fd_io__res75only_small", 18 ], + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_m4", 1 ] + ] + ], + "nets": [ + 599, + 597 + ], + "badnets": [ + [ + [ + [ + "VSSIO_uq4", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 12 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 12 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 97 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 130 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 47 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 67 ], + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VDDIO_uq6", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 106 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 139 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 59 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 79 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__top_power_lvc_wpad", + "sky130_fd_io__top_power_lvc_wpad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "BDY2_B2B", + "SRC_BDY_LVC1", + "DRN_LVC1", + "DRN_LVC2", + "SRC_BDY_LVC2", + "P_PAD", + "P_CORE", + "VSSA", + "VSSIO_Q", + "VCCHIB", + "VDDA", + "OGC_LVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ], [ + "BDY2_B2B", + "SRC_BDY_LVC1", + "DRN_LVC1", + "DRN_LVC2", + "SRC_BDY_LVC2", + "P_PAD", + "P_CORE", + "VSSA", + "VSSIO_Q", + "VCCHIB", + "VDDA", + "OGC_LVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_16", + "sky130_fd_sc_hd__buf_16" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VPWR", + "VPB", + "VGND", + "VNB", + "A" + ], [ + "X", + "VPWR", + "VPB", + "VGND", + "VNB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_io__simple_pad_and_busses", + "sky130_fd_io__simple_pad_and_busses" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "m3_99_14722#", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__pad_esd_0/m5_1354_20520#", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VCCD", + "w_818_9944#", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSSD", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VDDIO_Q", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/AMUXBUS_B", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/AMUXBUS_A", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSSIO_Q", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSSA", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VDDIO", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VCCHIB", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VDDA", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSSIO", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSWITCH", + "(no pin)" + ], [ + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__pad_esd_0/m5_1354_20528#", + "m3_99_16575#", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VCCD", + "w_818_9944#", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSSD", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VDDIO_Q", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/AMUXBUS_B", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/AMUXBUS_A", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSSIO_Q", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSSA", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VDDIO", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VCCHIB", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VDDA", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSSIO", + "sky130_fd_io__com_busses_esd_0/sky130_fd_io__com_bus_hookup_0/VSWITCH", + "VSUBS" + ] + ] + }, + { + "name": [ + "sky130_fd_io__top_power_hvc_wpadv2", + "sky130_fd_io__top_power_hvc_wpadv2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 2], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 2 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "P_CORE", + "SRC_BDY_HVC", + "P_PAD", + "sky130_fd_io__hvc_clampv2_0/m3_103_12712#", + "sky130_fd_io__hvc_clampv2_0/m3_10082_12712#", + "DRN_HVC", + "OGC_HVC", + "VSSA", + "VSSIO_Q", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VCCHIB", + "VDDA", + "VCCD", + "VSWITCH", + "VDDIO", + "VSSD", + "AMUXBUS_A" + ], [ + "P_CORE", + "SRC_BDY_HVC", + "P_PAD", + "PADISOL", + "PADISOR", + "DRN_HVC", + "OGC_HVC", + "VSSA", + "VSSIO_Q", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VCCHIB", + "VDDA", + "VCCD", + "VSWITCH", + "VDDIO", + "VSSD", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_fd_io__top_ground_hvc_wpad", + "sky130_fd_io__top_ground_hvc_wpad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 2], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 2 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "G_PAD", + "PADISOR", + "PADISOL", + "G_CORE", + "DRN_HVC", + "SRC_BDY_HVC", + "VSSA", + "VCCHIB", + "VDDA", + "VSSIO_Q", + "OGC_HVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ], [ + "G_PAD", + "PADISOR", + "PADISOL", + "G_CORE", + "DRN_HVC", + "SRC_BDY_HVC", + "VSSA", + "VCCHIB", + "VDDA", + "VSSIO_Q", + "OGC_HVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ] + ] + }, + { + "name": [ + "sky130_fd_io__top_ground_lvc_wpad", + "sky130_fd_io__top_ground_lvc_wpad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "BDY2_B2B", + "SRC_BDY_LVC1", + "DRN_LVC1", + "DRN_LVC2", + "SRC_BDY_LVC2", + "G_PAD", + "G_CORE", + "VSSA", + "VSSIO_Q", + "VCCHIB", + "VDDA", + "OGC_LVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ], [ + "BDY2_B2B", + "SRC_BDY_LVC1", + "DRN_LVC1", + "DRN_LVC2", + "SRC_BDY_LVC2", + "G_PAD", + "G_CORE", + "VSSA", + "VSSIO_Q", + "VCCHIB", + "VDDA", + "OGC_LVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ] + ] + }, + { + "name": [ + "sky130_fd_io__xres4v2_in_buf", + "sky130_fd_io__xres4v2_in_buf" + ], + "devices": [ + [ + ["sky130_fd_io__inv_1", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 21], + ["sky130_fd_pr__nfet_g5v0d10v5", 13], + ["sky130_fd_pr__nfet_05v0_nvt", 4], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_io__inv_1", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 21 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 13 ], + ["sky130_fd_pr__nfet_05v0_nvt", 4 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 31, + 31 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNORMAL_B", + "PAD", + "ENABLE_HV", + "IN_H_N", + "VDDIO", + "IN_H", + "a_n445_2580#", + "ENABLE_VDDIO_LV", + "VNORMAL", + "w_4058_2188#", + "VGND", + "VCCHIB" + ], [ + "VNORMAL_B", + "PAD", + "ENABLE_HV", + "IN_H_N", + "VDDIO", + "IN_H", + "(no matching pin)", + "ENABLE_VDDIO_LV", + "VNORMAL", + "(no matching pin)", + "VGND", + "VCCHIB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__ebufn_4", + "sky130_fd_sc_hd__ebufn_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Z", + "A", + "VNB", + "VPB", + "VGND", + "TE_B", + "VPWR" + ], [ + "Z", + "A", + "VNB", + "VPB", + "VGND", + "TE_B", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__dlclkp_1", + "sky130_fd_sc_hd__dlclkp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 10], + ["sky130_fd_pr__nfet_01v8", 10 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 10 ], + ["sky130_fd_pr__nfet_01v8", 10 ] + ] + ], + "nets": [ + 17, + 17 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "CLK", + "VPB", + "VNB", + "VPWR", + "GCLK", + "GATE" + ], [ + "VGND", + "CLK", + "VPB", + "VNB", + "VPWR", + "GCLK", + "GATE" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__dlxtp_1", + "sky130_fd_sc_hd__dlxtp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 9], + ["sky130_fd_pr__pfet_01v8_hvt", 9 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 9 ], + ["sky130_fd_pr__pfet_01v8_hvt", 9 ] + ] + ], + "nets": [ + 16, + 16 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "D", + "Q", + "GATE" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "D", + "Q", + "GATE" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__inv_1", + "sky130_fd_sc_hd__inv_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 1], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 1 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "A", + "Y" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "A", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__mux4_1", + "sky130_fd_sc_hd__mux4_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 13], + ["sky130_fd_pr__nfet_01v8", 13 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 13 ], + ["sky130_fd_pr__nfet_01v8", 13 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "S1", + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "A1", + "A3", + "A0", + "A2", + "S0" + ], [ + "S1", + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "A1", + "A3", + "A0", + "A2", + "S0" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__nor4b_2", + "sky130_fd_sc_hd__nor4b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "Y", + "VGND", + "VNB", + "D_N", + "VPWR", + "A", + "C", + "B" + ], [ + "VPB", + "Y", + "VGND", + "VNB", + "D_N", + "VPWR", + "A", + "C", + "B" + ] + ] + }, + { + "pins": [ + [ + "1", + "2" + ], [ + "1", + "2" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3" + ], [ + "1", + "2", + "3" + ] + ] + }, + { + "pins": [ + [ + "1", + "2" + ], [ + "1", + "2" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3" + ], [ + "1", + "2", + "3" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_12", + "sky130_fd_sc_hd__decap_12" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__conb_1", + "sky130_fd_sc_hvl__conb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 2 ] + ], [ + ["sky130_fd_pr__res_generic_po", 2 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "HI", + "VPWR", + "VGND", + "LO", + "VNB", + "VPB" + ], [ + "HI", + "VPWR", + "VGND", + "LO", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__lsbufhv2lv_1", + "sky130_fd_sc_hvl__lsbufhv2lv_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 13, + 11 + ], + "badnets": [ + [ + [ + [ + "a_30_1337#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VNB", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 4 ], + [ "sky130_fd_pr__nfet_01v8", "4", 1 ] + ] + ], + [ + "VGND_uq0", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ] + ] + ], + [ + "a_30_207#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "a_389_1337#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ] + ], [ + [ + "a_30_1337#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ] + ] + ], + [ + "VNB", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 4 ], + [ "sky130_fd_pr__nfet_01v8", "4", 1 ] + ] + ], + [ + "a_30_207#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_389_1337#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "VPWR_uq0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "VPB", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "A", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ], [ + [ + "A", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VPB", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_pr__nfet_g5v0d10v5:1", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 5 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:6", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 5 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 5 ] + ] + ] + ], [ + [ + "sky130_fd_pr__nfet_g5v0d10v5:11", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 5 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:3", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 5 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:0", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 5 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_pr__pfet_g5v0d10v5:14", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:0", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ] + ], [ + [ + "sky130_fd_pr__pfet_g5v0d10v5:10", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:1", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 2 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_2", + "sky130_fd_sc_hd__clkbuf_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPWR", + "VPB", + "VGND", + "VNB", + "X" + ], [ + "A", + "VPWR", + "VPB", + "VGND", + "VNB", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_4", + "sky130_fd_sc_hd__clkbuf_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "X", + "VPB", + "A", + "VGND", + "VNB" + ], [ + "VPWR", + "X", + "VPB", + "A", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3b_2", + "sky130_fd_sc_hd__nor3b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VNB", + "VPB", + "VPWR", + "A", + "B", + "C_N" + ], [ + "Y", + "VGND", + "VNB", + "VPB", + "VPWR", + "A", + "B", + "C_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3b_2", + "sky130_fd_sc_hd__and3b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "C", + "X", + "B", + "A_N" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "C", + "X", + "B", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3_2", + "sky130_fd_sc_hd__and3_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "A", + "C", + "B", + "VNB", + "VPWR", + "VPB" + ], [ + "X", + "VGND", + "A", + "C", + "B", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_16", + "sky130_fd_sc_hd__clkbuf_16" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "X", + "VPB", + "VGND", + "VNB", + "A" + ], [ + "VPWR", + "X", + "VPB", + "VGND", + "VNB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfxtp_1", + "sky130_fd_sc_hd__dfxtp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 12], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 12 ], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ] + ] + ], + "nets": [ + 18, + 18 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VGND", + "VPWR", + "D", + "Q", + "CLK" + ], [ + "VPB", + "VNB", + "VGND", + "VPWR", + "D", + "Q", + "CLK" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4bb_2", + "sky130_fd_sc_hd__and4bb_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "D", + "C", + "B_N", + "A_N", + "VNB", + "VPWR", + "VPB" + ], [ + "VGND", + "X", + "D", + "C", + "B_N", + "A_N", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4b_2", + "sky130_fd_sc_hd__and4b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "D", + "A_N", + "C", + "B", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "D", + "A_N", + "C", + "B", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4_2", + "sky130_fd_sc_hd__and4_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "VGND", + "X", + "A", + "C", + "B", + "D" + ], [ + "VPWR", + "VPB", + "VNB", + "VGND", + "X", + "A", + "C", + "B", + "D" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2_1", + "sky130_fd_sc_hd__and2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "A", + "B", + "VNB", + "VPWR", + "VPB" + ], [ + "VGND", + "X", + "A", + "B", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__diode_2", + "sky130_fd_sc_hd__diode_2" + ], + "devices": [ + [ + ["sky130_fd_pr__diode_pw2nd_05v5", 1 ] + ], [ + ["sky130_fd_pr__diode_pw2nd_05v5", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "DIODE", + "VGND", + "VPWR", + "VPB" + ], [ + "VNB", + "DIODE", + "VGND", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_ef_sc_hd__decap_12", + "sky130_ef_sc_hd__decap_12" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2b_2", + "sky130_fd_sc_hd__and2b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "B", + "A_N", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "B", + "A_N", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2_2", + "sky130_fd_sc_hd__and2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "X", + "A", + "B", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "X", + "A", + "B", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__mux2_1", + "sky130_fd_sc_hd__mux2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A0", + "A1", + "X", + "VPWR", + "S", + "VGND" + ], [ + "VPB", + "VNB", + "A0", + "A1", + "X", + "VPWR", + "S", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2b_2", + "sky130_fd_sc_hd__nand2b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B", + "VGND", + "A_N", + "VNB", + "VPWR", + "Y", + "VPB" + ], [ + "B", + "VGND", + "A_N", + "VNB", + "VPWR", + "Y", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfrtp_4", + "sky130_fd_sc_hd__dfrtp_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "RESET_B", + "VPB", + "VNB", + "VGND", + "D", + "Q", + "CLK" + ], [ + "VPWR", + "RESET_B", + "VPB", + "VNB", + "VGND", + "D", + "Q", + "CLK" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfbbn_2", + "sky130_fd_sc_hd__dfbbn_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 20], + ["sky130_fd_pr__pfet_01v8_hvt", 20 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 20 ], + ["sky130_fd_pr__pfet_01v8_hvt", 20 ] + ] + ], + "nets": [ + 29, + 29 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "RESET_B", + "Q_N", + "Q", + "D", + "CLK_N", + "VPB", + "VNB", + "VGND", + "SET_B" + ], [ + "VPWR", + "RESET_B", + "Q_N", + "Q", + "D", + "CLK_N", + "VPB", + "VNB", + "VGND", + "SET_B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__mux2_4", + "sky130_fd_sc_hd__mux2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "S", + "VNB", + "VPB", + "X", + "A0", + "A1" + ], [ + "VGND", + "VPWR", + "S", + "VNB", + "VPB", + "X", + "A0", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2_0", + "sky130_fd_sc_hd__and2_0" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B", + "VGND", + "A", + "X", + "VPWR", + "VPB", + "VNB" + ], [ + "B", + "VGND", + "A", + "X", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dlygate4sd3_1", + "sky130_fd_sc_hd__dlygate4sd3_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "X", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "A", + "X", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_2", + "sky130_fd_sc_hd__buf_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "VNB", + "A", + "VPWR", + "VPB" + ], [ + "X", + "VGND", + "VNB", + "A", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__or2_0", + "sky130_fd_sc_hd__or2_0" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A", + "VPWR", + "B", + "VGND", + "VNB", + "VPB" + ], [ + "X", + "A", + "VPWR", + "B", + "VGND", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__macro_sparecell", + "sky130_fd_sc_hd__macro_sparecell" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__nand2_2", 2], + ["sky130_fd_sc_hd__inv_2", 2], + ["sky130_fd_sc_hd__nor2_2", 2], + ["sky130_fd_sc_hd__conb_1", 1 ] + ], [ + ["sky130_fd_sc_hd__nand2_2", 2 ], + ["sky130_fd_sc_hd__inv_2", 2 ], + ["sky130_fd_sc_hd__nor2_2", 2 ], + ["sky130_fd_sc_hd__conb_1", 1 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "VPWR", + "LO" + ], [ + "VGND", + "VNB", + "VPB", + "VPWR", + "LO" + ] + ] + }, + { + "name": [ + "gpio_logic_high", + "gpio_logic_high" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__conb_1", 1 ] + ], [ + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__conb_1", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "gpio_logic1", + "vssd1", + "vccd1" + ], [ + "gpio_logic1", + "vssd1", + "vccd1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ai_4", + "sky130_fd_sc_hd__o21ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A2", + "VGND", + "A1", + "B1", + "VPWR" + ], [ + "Y", + "VPB", + "VNB", + "A2", + "VGND", + "A1", + "B1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ai_2", + "sky130_fd_sc_hd__o21ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A2", + "VGND", + "VPWR", + "B1", + "A1" + ], [ + "Y", + "VPB", + "VNB", + "A2", + "VGND", + "VPWR", + "B1", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfrtp_2", + "sky130_fd_sc_hd__dfrtp_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "RESET_B", + "VPWR", + "VPB", + "VNB", + "VGND", + "Q", + "D", + "CLK" + ], [ + "RESET_B", + "VPWR", + "VPB", + "VNB", + "VGND", + "Q", + "D", + "CLK" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a211o_2", + "sky130_fd_sc_hd__a211o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "B1", + "C1", + "X", + "A2" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "B1", + "C1", + "X", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__xnor2_2", + "sky130_fd_sc_hd__xnor2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPWR", + "B", + "A", + "VPB", + "VNB" + ], [ + "VGND", + "Y", + "VPWR", + "B", + "A", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkinv_1", + "sky130_fd_sc_hd__clkinv_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21a_2", + "sky130_fd_sc_hd__o21a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A2", + "X", + "A1", + "B1", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "A2", + "X", + "A1", + "B1", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__einvp_2", + "sky130_fd_sc_hd__einvp_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "TE", + "VNB", + "VPWR", + "VGND", + "A", + "Z" + ], [ + "VPB", + "TE", + "VNB", + "VPWR", + "VGND", + "A", + "Z" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__einvn_8", + "sky130_fd_sc_hd__einvn_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "TE_B", + "VGND", + "Z", + "A", + "VPWR" + ], [ + "VNB", + "VPB", + "TE_B", + "VGND", + "Z", + "A", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__mux2_2", + "sky130_fd_sc_hd__mux2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A1", + "A0", + "X", + "VGND", + "VPWR", + "S" + ], [ + "VNB", + "VPB", + "A1", + "A0", + "X", + "VGND", + "VPWR", + "S" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2111a_2", + "sky130_fd_sc_hd__o2111a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "C1", + "X", + "B1", + "A2", + "A1", + "D1", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "C1", + "X", + "B1", + "A2", + "A1", + "D1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21o_2", + "sky130_fd_sc_hd__a21o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A1", + "X", + "B1", + "A2", + "VPWR", + "VGND" + ], [ + "VNB", + "VPB", + "A1", + "X", + "B1", + "A2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__einvn_4", + "sky130_fd_sc_hd__einvn_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "TE_B", + "Z", + "A", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "TE_B", + "Z", + "A", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31a_2", + "sky130_fd_sc_hd__o31a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "A3", + "X", + "B1", + "A1", + "A2", + "VPB", + "VNB" + ], [ + "VPWR", + "VGND", + "A3", + "X", + "B1", + "A1", + "A2", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o211a_2", + "sky130_fd_sc_hd__o211a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "VPWR", + "B1", + "C1", + "X", + "A2", + "A1" + ], [ + "VGND", + "VPB", + "VNB", + "VPWR", + "B1", + "C1", + "X", + "A2", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o22a_2", + "sky130_fd_sc_hd__o22a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "B2", + "B1", + "A2", + "A1" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "B2", + "B1", + "A2", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3b_2", + "sky130_fd_sc_hd__nand3b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "Y", + "VPB", + "VNB", + "C", + "B", + "VGND", + "A_N" + ], [ + "VPWR", + "Y", + "VPB", + "VNB", + "C", + "B", + "VGND", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_1", + "sky130_fd_sc_hd__clkbuf_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "A", + "VNB", + "X", + "VPWR", + "VPB" + ], [ + "VGND", + "A", + "VNB", + "X", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4b_2", + "sky130_fd_sc_hd__nand4b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "C", + "D", + "B", + "A_N", + "VGND", + "VPWR", + "Y", + "VPB", + "VNB" + ], [ + "C", + "D", + "B", + "A_N", + "VGND", + "VPWR", + "Y", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3_2", + "sky130_fd_sc_hd__nand3_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPWR", + "VPB", + "C", + "B", + "A", + "VGND" + ], [ + "Y", + "VNB", + "VPWR", + "VPB", + "C", + "B", + "A", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a22o_2", + "sky130_fd_sc_hd__a22o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "X", + "A2", + "B1", + "A1", + "B2", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "X", + "A2", + "B1", + "A1", + "B2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__xor2_2", + "sky130_fd_sc_hd__xor2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "X", + "A", + "B", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "X", + "A", + "B", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21boi_2", + "sky130_fd_sc_hd__a21boi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B1_N", + "VPWR", + "A1", + "A2", + "VNB", + "Y", + "VGND", + "VPB" + ], [ + "B1_N", + "VPWR", + "A1", + "A2", + "VNB", + "Y", + "VGND", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a32o_2", + "sky130_fd_sc_hd__a32o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A2", + "B2", + "A1", + "B1", + "A3", + "X", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A2", + "B2", + "A1", + "B1", + "A3", + "X", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2bb2a_2", + "sky130_fd_sc_hd__o2bb2a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "VGND", + "A1_N", + "A2_N", + "X", + "B2", + "B1" + ], [ + "VPWR", + "VPB", + "VNB", + "VGND", + "A1_N", + "A2_N", + "X", + "B2", + "B1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__einvp_1", + "sky130_fd_sc_hd__einvp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "TE", + "VNB", + "A", + "Z", + "VGND", + "VPWR" + ], [ + "VPB", + "TE", + "VNB", + "A", + "Z", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21oi_2", + "sky130_fd_sc_hd__a21oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPWR", + "B1", + "VGND", + "A2", + "A1", + "VPB" + ], [ + "Y", + "VNB", + "VPWR", + "B1", + "VGND", + "A2", + "A1", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o221a_2", + "sky130_fd_sc_hd__o221a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "C1", + "A2", + "B2", + "B1", + "A1", + "VNB", + "VPB", + "VPWR" + ], [ + "VGND", + "X", + "C1", + "A2", + "B2", + "B1", + "A1", + "VNB", + "VPB", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ba_2", + "sky130_fd_sc_hd__o21ba_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "X", + "A2", + "A1", + "B1_N", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "X", + "A2", + "A1", + "B1_N", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o32a_2", + "sky130_fd_sc_hd__o32a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A3", + "B2", + "B1", + "A1", + "X", + "A2" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A3", + "B2", + "B1", + "A1", + "X", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a31o_2", + "sky130_fd_sc_hd__a31o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A2", + "A1", + "B1", + "A3", + "X", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A2", + "A1", + "B1", + "A3", + "X", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkinv_2", + "sky130_fd_sc_hd__clkinv_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 1], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 1 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkinv_8", + "sky130_fd_sc_hd__clkinv_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 1], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 1 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__or2_2", + "sky130_fd_sc_hd__or2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "VNB", + "B", + "X", + "VPWR", + "A" + ], [ + "VPB", + "VGND", + "VNB", + "B", + "X", + "VPWR", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4_2", + "sky130_fd_sc_hd__nand4_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "B", + "C", + "A", + "D", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "Y", + "B", + "C", + "A", + "D", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_ef_io__gpiov2_pad_wrapped", + "sky130_ef_io__gpiov2_pad_wrapped" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 34], + ["sky130_fd_pr__pfet_g5v0d10v5", 300], + ["sky130_fd_pr__nfet_01v8_lvt", 34], + ["sky130_fd_pr__nfet_g5v0d10v5", 392], + ["sky130_fd_pr__pfet_01v8_hvt", 29], + ["sky130_fd_pr__nfet_01v8", 36], + ["sky130_fd_io__com_cclat", 1], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 73], + ["sky130_fd_pr__res_generic_po", 14], + ["sky130_fd_pr__res_generic_m2", 34], + ["sky130_fd_io__res250only_small", 2], + ["sky130_fd_io__res75only_small", 18], + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_m4", 1 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 34 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 300 ], + ["sky130_fd_pr__nfet_01v8_lvt", 34 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 392 ], + ["sky130_fd_pr__pfet_01v8_hvt", 29 ], + ["sky130_fd_pr__nfet_01v8", 36 ], + ["sky130_fd_io__com_cclat", 1 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 73 ], + ["sky130_fd_pr__res_generic_po", 14 ], + ["sky130_fd_pr__res_generic_m2", 34 ], + ["sky130_fd_io__res250only_small", 2 ], + ["sky130_fd_io__res75only_small", 18 ], + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_m4", 1 ] + ] + ], + "nets": [ + 599, + 597 + ], + "badnets": [ + [ + [ + [ + "gpio/VDDIO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 97 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 130 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 47 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 67 ], + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "gpio/VSSIO_uq4", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 12 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 12 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 106 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 139 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 59 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 79 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_ef_io__vccd_lvc_clamped_pad", + "sky130_ef_io__vccd_lvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VSSD", + "VCCD", + "VSSIO_uq4", + "VCCD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VSSD", + "VCCD", + "VSSIO", + "VCCD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "constant_block", + "constant_block" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__buf_16", 2], + ["sky130_fd_sc_hd__conb_1", 1 ] + ], [ + ["sky130_fd_sc_hd__buf_16", 2 ], + ["sky130_fd_sc_hd__conb_1", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vssd", + "vccd", + "one", + "zero" + ], [ + "vssd", + "vccd", + "one", + "zero" + ] + ] + }, + { + "name": [ + "sky130_ef_io__analog_pad", + "sky130_ef_io__analog_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "P_CORE", + "P_PAD", + "VSSA", + "VSSD", + "VSSIO", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "P_CORE", + "P_PAD", + "VSSA", + "VSSD", + "VSSIO", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vddio_hvc_clamped_pad", + "sky130_ef_io__vddio_hvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VDDIO", + "VSSIO", + "VDDIO_Q", + "VDDIO_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VSWITCH", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VDDIO", + "VSSIO", + "VDDIO_Q", + "VDDIO_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VSWITCH", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vssio_hvc_clamped_pad", + "sky130_ef_io__vssio_hvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VSSIO", + "VDDIO", + "VSSIO_PAD", + "VSSIO_Q", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VCCD", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VSSIO", + "VDDIO", + "VSSIO_PAD", + "VSSIO_Q", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VCCD", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vdda_hvc_clamped_pad", + "sky130_ef_io__vdda_hvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VDDA", + "VDDA_PAD", + "VSSA", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VDDA", + "VDDA_PAD", + "VSSA", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__top_power_hvc", + "sky130_ef_io__top_power_hvc" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "DRN_HVC", + "P_CORE", + "P_PAD", + "SRC_BDY_HVC", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A", + "(no pin)" + ], [ + "DRN_HVC", + "P_CORE", + "P_PAD", + "SRC_BDY_HVC", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A", + "VCCD_PAD" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vssd_lvc_clamped3_pad", + "sky130_ef_io__vssd_lvc_clamped3_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VCCD1", + "VSSIO", + "VSSD1", + "VSSD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VCCD1", + "VSSIO", + "VSSD1", + "VSSD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vssd_lvc_clamped_pad", + "sky130_ef_io__vssd_lvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VSSIO_uq4", + "VCCD", + "VSSD", + "VSSD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VSSIO", + "VCCD", + "VSSD", + "VSSD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vccd_lvc_clamped3_pad", + "sky130_ef_io__vccd_lvc_clamped3_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VSSD1", + "VCCD1", + "VSSIO", + "VCCD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VSSD1", + "VCCD1", + "VSSIO", + "VCCD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vssa_hvc_clamped_pad", + "sky130_ef_io__vssa_hvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VDDA", + "VSSA", + "VSSA_PAD", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VDDA", + "VSSA", + "VSSA_PAD", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_fd_io__top_xres4v2", + "sky130_fd_io__top_xres4v2" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m1", 63], + ["sky130_fd_pr__res_generic_po", 19], + ["sky130_fd_io__inv_1", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 51], + ["sky130_fd_pr__nfet_g5v0d10v5", 46], + ["sky130_fd_pr__nfet_05v0_nvt", 4], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 4], + ["sky130_fd_io__res250only_small", 3], + ["sky130_fd_pr__res_generic_m2", 28], + ["sky130_fd_pr__res_generic_nd", 68 ] + ], [ + ["sky130_fd_pr__res_generic_m1", 63 ], + ["sky130_fd_pr__res_generic_po", 19 ], + ["sky130_fd_io__inv_1", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 51 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 46 ], + ["sky130_fd_pr__nfet_05v0_nvt", 4 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 4 ], + ["sky130_fd_io__res250only_small", 3 ], + ["sky130_fd_pr__res_generic_m2", 28 ], + ["sky130_fd_pr__res_generic_nd", 68 ] + ] + ], + "nets": [ + 199, + 197 + ], + "badnets": [ + [ + [ + [ + "VDDIO_uq6", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "NWELLRING", 4 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "IN", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "m1_204_67#", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "TIE_HI_ESD", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "TIE_LO_ESD", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO_uq6", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 9 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "TIE_LO_ESD", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "TIE_HI_ESD", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 9 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 3 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "NWELLRING", 4 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "net16", 4 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "IN", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a211oi_2", + "sky130_fd_sc_hd__a211oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "Y", + "VNB", + "B1", + "C1", + "VPWR", + "A2", + "A1", + "VGND" + ], [ + "VPB", + "Y", + "VNB", + "B1", + "C1", + "VPWR", + "A2", + "A1", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__dfxtp_2", + "sky130_fd_sc_hd__dfxtp_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 12], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 12 ], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ] + ] + ], + "nets": [ + 18, + 18 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VGND", + "VPWR", + "D", + "Q", + "CLK" + ], [ + "VPB", + "VNB", + "VGND", + "VPWR", + "D", + "Q", + "CLK" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or4b_4", + "sky130_fd_sc_hd__or4b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "VNB", + "VPWR", + "X", + "B", + "C", + "A", + "D_N" + ], [ + "VPB", + "VGND", + "VNB", + "VPWR", + "X", + "B", + "C", + "A", + "D_N" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a211oi_4", + "sky130_fd_sc_hd__a211oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 8 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 8 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "C1", + "VNB", + "B1", + "A1", + "VPWR", + "A2", + "Y" + ], [ + "VPB", + "VGND", + "C1", + "VNB", + "B1", + "A1", + "VPWR", + "A2", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__dfxtp_4", + "sky130_fd_sc_hd__dfxtp_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 12], + ["sky130_fd_pr__nfet_01v8", 12 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 12 ], + ["sky130_fd_pr__nfet_01v8", 12 ] + ] + ], + "nets": [ + 18, + 18 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VGND", + "VPWR", + "Q", + "D", + "CLK" + ], [ + "VPB", + "VNB", + "VGND", + "VPWR", + "Q", + "D", + "CLK" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or3b_1", + "sky130_fd_sc_hd__or3b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "B", + "A", + "C_N" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "B", + "A", + "C_N" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a311oi_4", + "sky130_fd_sc_hd__a311oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "A2", + "B1", + "C1", + "A3" + ], [ + "Y", + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "A2", + "B1", + "C1", + "A3" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or4b_1", + "sky130_fd_sc_hd__or4b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "VPWR", + "A", + "B", + "C", + "X", + "D_N" + ], [ + "VGND", + "VNB", + "VPB", + "VPWR", + "A", + "B", + "C", + "X", + "D_N" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a211oi_1", + "sky130_fd_sc_hd__a211oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "Y", + "VPB", + "A2", + "C1", + "VPWR", + "A1", + "B1", + "VGND" + ], [ + "VNB", + "Y", + "VPB", + "A2", + "C1", + "VPWR", + "A1", + "B1", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__clkinv_16", + "sky130_fd_sc_hd__clkinv_16" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 1], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 1 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VPWR", + "VPB", + "VGND", + "VNB" + ], [ + "Y", + "A", + "VPWR", + "VPB", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or4b_2", + "sky130_fd_sc_hd__or4b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "D_N", + "B", + "C", + "A" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "D_N", + "B", + "C", + "A" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or4bb_1", + "sky130_fd_sc_hd__or4bb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 7], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "B", + "A", + "X", + "D_N", + "C_N", + "VGND", + "VNB", + "VPB" + ], [ + "VPWR", + "B", + "A", + "X", + "D_N", + "C_N", + "VGND", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a221oi_4", + "sky130_fd_sc_hd__a221oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "B1", + "C1", + "A1", + "A2", + "VPWR", + "B2", + "Y" + ], [ + "VGND", + "VPB", + "VNB", + "B1", + "C1", + "A1", + "A2", + "VPWR", + "B2", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or2_1", + "sky130_fd_sc_hd__or2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPWR", + "X", + "B", + "VPB", + "VGND", + "VNB" + ], [ + "A", + "VPWR", + "X", + "B", + "VPB", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o211ai_1", + "sky130_fd_sc_hd__o211ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "VPWR", + "A2", + "A1", + "VGND", + "C1", + "B1" + ], [ + "Y", + "VPB", + "VNB", + "VPWR", + "A2", + "A1", + "VGND", + "C1", + "B1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a311oi_1", + "sky130_fd_sc_hd__a311oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "A2", + "A3", + "B1", + "C1", + "Y" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "A2", + "A3", + "B1", + "C1", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or4bb_4", + "sky130_fd_sc_hd__or4bb_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "B", + "A", + "D_N", + "C_N", + "VGND", + "VNB", + "VPB", + "VPWR" + ], [ + "X", + "B", + "A", + "D_N", + "C_N", + "VGND", + "VNB", + "VPB", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a2bb2o_4", + "sky130_fd_sc_hd__a2bb2o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "A2_N", + "X", + "A1_N", + "B2", + "B1", + "VNB", + "VPB", + "VGND" + ], [ + "VPWR", + "A2_N", + "X", + "A1_N", + "B2", + "B1", + "VNB", + "VPB", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__mux4_2", + "sky130_fd_sc_hd__mux4_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 13], + ["sky130_fd_pr__nfet_01v8", 13 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 13 ], + ["sky130_fd_pr__nfet_01v8", 13 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A1", + "A3", + "A0", + "A2", + "S0", + "VPB", + "VNB", + "VPWR", + "VGND", + "S1" + ], [ + "X", + "A1", + "A3", + "A0", + "A2", + "S0", + "VPB", + "VNB", + "VPWR", + "VGND", + "S1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__nand4_4", + "sky130_fd_sc_hd__nand4_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPWR", + "VPB", + "VNB", + "A", + "B", + "C", + "D" + ], [ + "VGND", + "Y", + "VPWR", + "VPB", + "VNB", + "A", + "B", + "C", + "D" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a31o_4", + "sky130_fd_sc_hd__a31o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 8 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 8 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "A2", + "A1", + "A3", + "VPB", + "B1", + "X", + "VGND", + "VPWR" + ], [ + "VNB", + "A2", + "A1", + "A3", + "VPB", + "B1", + "X", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__and4_4", + "sky130_fd_sc_hd__and4_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "C", + "D", + "B", + "A", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "C", + "D", + "B", + "A", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a22oi_4", + "sky130_fd_sc_hd__a22oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "Y", + "VNB", + "VPWR", + "A2", + "A1", + "B1", + "VGND", + "B2" + ], [ + "VPB", + "Y", + "VNB", + "VPWR", + "A2", + "A1", + "B1", + "VGND", + "B2" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o22ai_4", + "sky130_fd_sc_hd__o22ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B2", + "A2", + "VGND", + "B1", + "A1", + "VPWR", + "Y", + "VPB", + "VNB" + ], [ + "B2", + "A2", + "VGND", + "B1", + "A1", + "VPWR", + "Y", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a32oi_2", + "sky130_fd_sc_hd__a32oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "VPB", + "B1", + "A1", + "A3", + "A2", + "VGND", + "B2", + "Y" + ], [ + "VPWR", + "VNB", + "VPB", + "B1", + "A1", + "A3", + "A2", + "VGND", + "B2", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o2bb2ai_4", + "sky130_fd_sc_hd__o2bb2ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPB", + "VNB", + "VPWR", + "A1_N", + "B2", + "B1", + "A2_N" + ], [ + "VGND", + "Y", + "VPB", + "VNB", + "VPWR", + "A1_N", + "B2", + "B1", + "A2_N" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or3b_2", + "sky130_fd_sc_hd__or3b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "VPWR", + "B", + "X", + "C_N", + "A" + ], [ + "VGND", + "VNB", + "VPB", + "VPWR", + "B", + "X", + "C_N", + "A" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or3b_4", + "sky130_fd_sc_hd__or3b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "B", + "C_N", + "A" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "B", + "C_N", + "A" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or2_4", + "sky130_fd_sc_hd__or2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "VNB", + "B", + "X", + "VPWR", + "A" + ], [ + "VPB", + "VGND", + "VNB", + "B", + "X", + "VPWR", + "A" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a2bb2o_2", + "sky130_fd_sc_hd__a2bb2o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A1_N", + "X", + "B1", + "B2", + "A2_N", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "A1_N", + "X", + "B1", + "B2", + "A2_N", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a22o_4", + "sky130_fd_sc_hd__a22o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "X", + "B2", + "A2", + "B1" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "X", + "B2", + "A2", + "B1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o311a_2", + "sky130_fd_sc_hd__o311a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "A2", + "B1", + "A3", + "A1", + "C1" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "A2", + "B1", + "A3", + "A1", + "C1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o41ai_4", + "sky130_fd_sc_hd__o41ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A1", + "A3", + "A2", + "A4", + "VPWR", + "B1", + "VGND" + ], [ + "Y", + "VPB", + "VNB", + "A1", + "A3", + "A2", + "A4", + "VPWR", + "B1", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a31oi_2", + "sky130_fd_sc_hd__a31oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "Y", + "VPWR", + "VGND", + "A1", + "B1", + "A3", + "A2" + ], [ + "VNB", + "VPB", + "Y", + "VPWR", + "VGND", + "A1", + "B1", + "A3", + "A2" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o311ai_1", + "sky130_fd_sc_hd__o311ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "Y", + "B1", + "C1", + "A3", + "A2", + "A1", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "Y", + "B1", + "C1", + "A3", + "A2", + "A1", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__nor4b_1", + "sky130_fd_sc_hd__nor4b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "D_N", + "A", + "C", + "B", + "VPB", + "VGND", + "VNB", + "Y" + ], [ + "VPWR", + "D_N", + "A", + "C", + "B", + "VPB", + "VGND", + "VNB", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o22ai_1", + "sky130_fd_sc_hd__o22ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A2", + "A1", + "VPWR", + "B2", + "VGND", + "B1" + ], [ + "Y", + "VPB", + "VNB", + "A2", + "A1", + "VPWR", + "B2", + "VGND", + "B1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o21bai_4", + "sky130_fd_sc_hd__o21bai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A1", + "A2", + "B1_N", + "VNB", + "VPB", + "Y", + "VGND", + "VPWR" + ], [ + "A1", + "A2", + "B1_N", + "VNB", + "VPB", + "Y", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a22oi_1", + "sky130_fd_sc_hd__a22oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B1", + "A2", + "VPWR", + "A1", + "VGND", + "B2", + "Y", + "VNB", + "VPB" + ], [ + "B1", + "A2", + "VPWR", + "A1", + "VGND", + "B2", + "Y", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o2111ai_4", + "sky130_fd_sc_hd__o2111ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "Y", + "VPB", + "B1", + "C1", + "A1", + "VGND", + "A2", + "D1" + ], [ + "VPWR", + "VNB", + "Y", + "VPB", + "B1", + "C1", + "A1", + "VGND", + "A2", + "D1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a21bo_2", + "sky130_fd_sc_hd__a21bo_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "X", + "A1", + "B1_N", + "A2", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "X", + "A1", + "B1_N", + "A2", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a41o_4", + "sky130_fd_sc_hd__a41o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "VPWR", + "A3", + "A2", + "A1", + "B1", + "X", + "A4" + ], [ + "VGND", + "VPB", + "VNB", + "VPWR", + "A3", + "A2", + "A1", + "B1", + "X", + "A4" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o311ai_4", + "sky130_fd_sc_hd__o311ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "VPWR", + "VGND", + "A1", + "A3", + "A2", + "B1", + "C1" + ], [ + "Y", + "VPB", + "VNB", + "VPWR", + "VGND", + "A1", + "A3", + "A2", + "B1", + "C1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a22oi_2", + "sky130_fd_sc_hd__a22oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "A2", + "A1", + "VPWR", + "B1", + "B2", + "VNB", + "Y", + "VPB" + ], [ + "VGND", + "A2", + "A1", + "VPWR", + "B1", + "B2", + "VNB", + "Y", + "VPB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o221ai_4", + "sky130_fd_sc_hd__o221ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "B2", + "C1", + "B1", + "VGND", + "A2", + "A1", + "Y" + ], [ + "VPWR", + "VPB", + "VNB", + "B2", + "C1", + "B1", + "VGND", + "A2", + "A1", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o2bb2a_4", + "sky130_fd_sc_hd__o2bb2a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "A2_N", + "X", + "A1_N", + "B2", + "B1", + "VNB", + "VPB", + "VPWR" + ], [ + "VGND", + "A2_N", + "X", + "A1_N", + "B2", + "B1", + "VNB", + "VPB", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a32o_4", + "sky130_fd_sc_hd__a32o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "B2", + "A1", + "B1", + "A3", + "A2", + "X", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "B2", + "A1", + "B1", + "A3", + "A2", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a311o_2", + "sky130_fd_sc_hd__a311o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "A2", + "B1", + "A3", + "C1", + "X", + "A1", + "VPB", + "VNB" + ], [ + "VPWR", + "VGND", + "A2", + "B1", + "A3", + "C1", + "X", + "A1", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a311o_4", + "sky130_fd_sc_hd__a311o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A1", + "B1", + "A2", + "A3", + "C1", + "VNB", + "VPB", + "VGND", + "VPWR" + ], [ + "X", + "A1", + "B1", + "A2", + "A3", + "C1", + "VNB", + "VPB", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o41a_4", + "sky130_fd_sc_hd__o41a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "A2", + "A3", + "A4", + "B1", + "X", + "A1", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "A2", + "A3", + "A4", + "B1", + "X", + "A1", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o21bai_2", + "sky130_fd_sc_hd__o21bai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "Y", + "VPWR", + "VGND", + "B1_N", + "A1", + "A2" + ], [ + "VPB", + "VNB", + "Y", + "VPWR", + "VGND", + "B1_N", + "A1", + "A2" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o41a_2", + "sky130_fd_sc_hd__o41a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "B1", + "A3", + "A2", + "A1", + "A4", + "X", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "B1", + "A3", + "A2", + "A1", + "A4", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__xor2_4", + "sky130_fd_sc_hd__xor2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "X", + "VPWR", + "A", + "VGND", + "B" + ], [ + "VPB", + "VNB", + "X", + "VPWR", + "A", + "VGND", + "B" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o211ai_2", + "sky130_fd_sc_hd__o211ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A2", + "C1", + "A1", + "B1", + "VGND", + "VPWR" + ], [ + "Y", + "VPB", + "VNB", + "A2", + "C1", + "A1", + "B1", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o22a_4", + "sky130_fd_sc_hd__o22a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A2", + "X", + "B1", + "A1", + "B2", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "A2", + "X", + "B1", + "A1", + "B2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a2bb2oi_2", + "sky130_fd_sc_hd__a2bb2oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "B2", + "A2_N", + "A1_N", + "B1", + "Y", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "B2", + "A2_N", + "A1_N", + "B1", + "Y", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a2bb2oi_4", + "sky130_fd_sc_hd__a2bb2oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "A1_N", + "A2_N", + "B2", + "B1", + "Y", + "VPWR" + ], [ + "VGND", + "VPB", + "VNB", + "A1_N", + "A2_N", + "B2", + "B1", + "Y", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a41o_2", + "sky130_fd_sc_hd__a41o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A3", + "A2", + "A4", + "B1", + "A1", + "X", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A3", + "A2", + "A4", + "B1", + "A1", + "X", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o221ai_1", + "sky130_fd_sc_hd__o221ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "Y", + "B1", + "C1", + "VGND", + "A1", + "A2", + "B2", + "VPWR" + ], [ + "VPB", + "VNB", + "Y", + "B1", + "C1", + "VGND", + "A1", + "A2", + "B2", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a221oi_2", + "sky130_fd_sc_hd__a221oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "VPWR", + "A1", + "B1", + "A2", + "C1", + "B2", + "Y" + ], [ + "VGND", + "VPB", + "VNB", + "VPWR", + "A1", + "B1", + "A2", + "C1", + "B2", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a41oi_2", + "sky130_fd_sc_hd__a41oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "Y", + "A1", + "B1", + "VGND", + "A3", + "A2", + "A4", + "VNB", + "VPB" + ], [ + "VPWR", + "Y", + "A1", + "B1", + "VGND", + "A3", + "A2", + "A4", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o22ai_2", + "sky130_fd_sc_hd__o22ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B2", + "VPWR", + "B1", + "A2", + "VGND", + "A1", + "Y", + "VNB", + "VPB" + ], [ + "B2", + "VPWR", + "B1", + "A2", + "VGND", + "A1", + "Y", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a2bb2oi_1", + "sky130_fd_sc_hd__a2bb2oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPWR", + "A2_N", + "B1", + "B2", + "A1_N", + "VPB", + "VNB" + ], [ + "VGND", + "Y", + "VPWR", + "A2_N", + "B1", + "B2", + "A1_N", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__nor4b_4", + "sky130_fd_sc_hd__nor4b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "C", + "A", + "B", + "D_N", + "VPWR", + "Y", + "VPB", + "VGND", + "VNB" + ], [ + "C", + "A", + "B", + "D_N", + "VPWR", + "Y", + "VPB", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o32ai_1", + "sky130_fd_sc_hd__o32ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "B2", + "VPWR", + "A1", + "A2", + "A3", + "B1", + "VGND" + ], [ + "Y", + "VPB", + "VNB", + "B2", + "VPWR", + "A1", + "A2", + "A3", + "B1", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__and4bb_4", + "sky130_fd_sc_hd__and4bb_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "C", + "D", + "B_N", + "A_N", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "C", + "D", + "B_N", + "A_N", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__nor3b_4", + "sky130_fd_sc_hd__nor3b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "A", + "B", + "C_N", + "VPB", + "VGND", + "Y", + "VNB" + ], [ + "VPWR", + "A", + "B", + "C_N", + "VPB", + "VGND", + "Y", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o32ai_2", + "sky130_fd_sc_hd__o32ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPB", + "A3", + "VPWR", + "A2", + "A1", + "B1", + "B2", + "VGND" + ], [ + "Y", + "VNB", + "VPB", + "A3", + "VPWR", + "A2", + "A1", + "B1", + "B2", + "VGND" + ] + ] + }, + { + "name": [ + "I9_RAM128", + "RAM128" + ], + "devices": [ + [ + ["I9_sky130_fd_sc_hd__ebufn_4", 4224], + ["sky130_fd_pr__diode_pw2nd_05v5", 734], + ["sky130_fd_pr__pfet_01v8_hvt", 5189], + ["sky130_fd_pr__nfet_01v8", 5189], + ["I9_sky130_fd_sc_hd__dlclkp_1", 512], + ["I9_sky130_fd_sc_hd__dlxtp_1", 4096], + ["I9_sky130_fd_sc_hd__inv_1", 1024], + ["I9_sky130_fd_sc_hd__mux4_1", 32], + ["sky130_fd_pr__res_generic_po", 17], + ["I9_sky130_fd_sc_hd__nor4b_2", 16 ] + ], [ + ["sky130_fd_sc_hd__ebufn_4", 4224 ], + ["sky130_fd_pr__diode_pw2nd_05v5", 734 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5189 ], + ["sky130_fd_pr__nfet_01v8", 5189 ], + ["sky130_fd_sc_hd__dlclkp_1", 512 ], + ["sky130_fd_sc_hd__dlxtp_1", 4096 ], + ["sky130_fd_sc_hd__inv_1", 1024 ], + ["sky130_fd_sc_hd__mux4_1", 32 ], + ["sky130_fd_pr__res_generic_po", 17 ], + ["sky130_fd_sc_hd__nor4b_2", 16 ] + ] + ], + "nets": [ + 11060, + 11060 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Do0[1]", + "Do0[3]", + "Do0[5]", + "Do0[7]", + "Do0[0]", + "Do0[2]", + "Do0[4]", + "Do0[6]", + "Do0[9]", + "Do0[11]", + "Do0[13]", + "Do0[15]", + "Do0[8]", + "Do0[10]", + "Do0[12]", + "Do0[14]", + "Do0[18]", + "Do0[20]", + "Do0[19]", + "Do0[21]", + "Do0[22]", + "Do0[17]", + "Do0[23]", + "Do0[16]", + "Do0[24]", + "Do0[25]", + "Do0[30]", + "Do0[28]", + "Do0[27]", + "Do0[29]", + "Do0[31]", + "Do0[26]", + "A0[5]", + "A0[6]", + "EN0", + "CLK", + "WE0[0]", + "WE0[1]", + "A0[1]", + "WE0[2]", + "A0[3]", + "A0[4]", + "WE0[3]", + "A0[0]", + "A0[2]", + "Di0[18]", + "Di0[22]", + "Di0[17]", + "Di0[16]", + "Di0[23]", + "Di0[20]", + "Di0[24]", + "Di0[25]", + "Di0[30]", + "Di0[19]", + "Di0[21]", + "Di0[26]", + "Di0[29]", + "Di0[28]", + "Di0[31]", + "Di0[27]", + "Di0[9]", + "Di0[11]", + "Di0[12]", + "Di0[13]", + "Di0[15]", + "Di0[10]", + "Di0[14]", + "Di0[8]", + "Di0[1]", + "Di0[0]", + "Di0[4]", + "Di0[5]", + "Di0[6]", + "Di0[3]", + "Di0[7]", + "Di0[2]", + "VPWR", + "VGND" + ], [ + "Do0[1]", + "Do0[3]", + "Do0[5]", + "Do0[7]", + "Do0[0]", + "Do0[2]", + "Do0[4]", + "Do0[6]", + "Do0[9]", + "Do0[11]", + "Do0[13]", + "Do0[15]", + "Do0[8]", + "Do0[10]", + "Do0[12]", + "Do0[14]", + "Do0[18]", + "Do0[20]", + "Do0[19]", + "Do0[21]", + "Do0[22]", + "Do0[17]", + "Do0[23]", + "Do0[16]", + "Do0[24]", + "Do0[25]", + "Do0[30]", + "Do0[28]", + "Do0[27]", + "Do0[29]", + "Do0[31]", + "Do0[26]", + "A0[5]", + "A0[6]", + "EN0", + "CLK", + "WE0[0]", + "WE0[1]", + "A0[1]", + "WE0[2]", + "A0[3]", + "A0[4]", + "WE0[3]", + "A0[0]", + "A0[2]", + "Di0[18]", + "Di0[22]", + "Di0[17]", + "Di0[16]", + "Di0[23]", + "Di0[20]", + "Di0[24]", + "Di0[25]", + "Di0[30]", + "Di0[19]", + "Di0[21]", + "Di0[26]", + "Di0[29]", + "Di0[28]", + "Di0[31]", + "Di0[27]", + "Di0[9]", + "Di0[11]", + "Di0[12]", + "Di0[13]", + "Di0[15]", + "Di0[10]", + "Di0[14]", + "Di0[8]", + "Di0[1]", + "Di0[0]", + "Di0[4]", + "Di0[5]", + "Di0[6]", + "Di0[3]", + "Di0[7]", + "Di0[2]", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__xnor2_4", + "sky130_fd_sc_hd__xnor2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A", + "B", + "VPWR", + "VGND", + "Y" + ], [ + "VNB", + "VPB", + "A", + "B", + "VPWR", + "VGND", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a2111oi_4", + "sky130_fd_sc_hd__a2111oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "A1", + "A2", + "C1", + "D1", + "B1", + "VPB", + "Y", + "VNB" + ], [ + "VGND", + "VPWR", + "A1", + "A2", + "C1", + "D1", + "B1", + "VPB", + "Y", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o2111a_4", + "sky130_fd_sc_hd__o2111a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 8], + ["sky130_fd_pr__pfet_01v8_hvt", 8 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 8 ], + ["sky130_fd_pr__pfet_01v8_hvt", 8 ] + ] + ], + "nets": [ + 17, + 17 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "X", + "D1", + "VNB", + "VPB", + "VGND", + "A2", + "A1", + "B1", + "C1" + ], [ + "VPWR", + "X", + "D1", + "VNB", + "VPB", + "VGND", + "A2", + "A1", + "B1", + "C1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o211a_4", + "sky130_fd_sc_hd__o211a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 7], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VPWR", + "VPB", + "VNB", + "B1", + "C1", + "A2", + "VGND", + "A1" + ], [ + "X", + "VPWR", + "VPB", + "VNB", + "B1", + "C1", + "A2", + "VGND", + "A1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o41ai_1", + "sky130_fd_sc_hd__o41ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VPB", + "VNB", + "A2", + "A1", + "A3", + "A4", + "VPWR", + "B1" + ], [ + "Y", + "VGND", + "VPB", + "VNB", + "A2", + "A1", + "A3", + "A4", + "VPWR", + "B1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o31ai_4", + "sky130_fd_sc_hd__o31ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A2", + "A1", + "VPWR", + "B1", + "A3", + "VGND", + "Y" + ], [ + "VPB", + "VNB", + "A2", + "A1", + "VPWR", + "B1", + "A3", + "VGND", + "Y" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a32oi_4", + "sky130_fd_sc_hd__a32oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "VPB", + "Y", + "A1", + "B1", + "B2", + "A3", + "A2", + "VGND" + ], [ + "VPWR", + "VNB", + "VPB", + "Y", + "A1", + "B1", + "B2", + "A3", + "A2", + "VGND" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__or4bb_2", + "sky130_fd_sc_hd__or4bb_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "VNB", + "VPWR", + "X", + "B", + "D_N", + "C_N", + "A" + ], [ + "VPB", + "VGND", + "VNB", + "VPWR", + "X", + "B", + "D_N", + "C_N", + "A" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o311a_4", + "sky130_fd_sc_hd__o311a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "C1", + "B1", + "A1", + "X", + "A2", + "A3", + "VPB", + "VNB" + ], [ + "VPWR", + "VGND", + "C1", + "B1", + "A1", + "X", + "A2", + "A3", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a32oi_1", + "sky130_fd_sc_hd__a32oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A1", + "A2", + "A3", + "B1", + "VGND", + "B2", + "VPWR" + ], [ + "Y", + "VPB", + "VNB", + "A1", + "A2", + "A3", + "B1", + "VGND", + "B2", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a21boi_4", + "sky130_fd_sc_hd__a21boi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A1", + "A2", + "B1_N", + "Y", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "A1", + "A2", + "B1_N", + "Y", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "I9_RAM256", + "RAM256" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 10584], + ["sky130_fd_pr__nfet_01v8", 10584], + ["I9_sky130_fd_sc_hd__dlxtp_1", 8192], + ["sky130_fd_pr__diode_pw2nd_05v5", 1342], + ["I9_sky130_fd_sc_hd__ebufn_4", 8448], + ["I9_sky130_fd_sc_hd__dlclkp_1", 1024], + ["I9_sky130_fd_sc_hd__inv_1", 2048], + ["I9_sky130_fd_sc_hd__mux4_1", 64], + ["I9_sky130_fd_sc_hd__nor4b_2", 32], + ["sky130_fd_pr__res_generic_po", 33 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 10584 ], + ["sky130_fd_pr__nfet_01v8", 10584 ], + ["sky130_fd_sc_hd__dlxtp_1", 8192 ], + ["sky130_fd_pr__diode_pw2nd_05v5", 1342 ], + ["sky130_fd_sc_hd__ebufn_4", 8448 ], + ["sky130_fd_sc_hd__dlclkp_1", 1024 ], + ["sky130_fd_sc_hd__inv_1", 2048 ], + ["sky130_fd_sc_hd__mux4_1", 64 ], + ["sky130_fd_sc_hd__nor4b_2", 32 ], + ["sky130_fd_pr__res_generic_po", 33 ] + ] + ], + "nets": [ + 22312, + 22312 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A0[5]", + "A0[6]", + "CLK", + "WE0[1]", + "WE0[3]", + "A0[1]", + "A0[3]", + "A0[4]", + "WE0[2]", + "WE0[0]", + "Di0[11]", + "Di0[12]", + "Di0[13]", + "Di0[16]", + "Di0[17]", + "Di0[18]", + "Di0[19]", + "Di0[20]", + "Di0[21]", + "Di0[22]", + "Di0[23]", + "Di0[26]", + "Di0[24]", + "Di0[25]", + "Di0[28]", + "Di0[30]", + "Di0[27]", + "Di0[29]", + "Di0[31]", + "Di0[0]", + "Di0[1]", + "Di0[2]", + "Di0[3]", + "Di0[4]", + "Di0[5]", + "Di0[6]", + "Di0[7]", + "Di0[10]", + "Di0[14]", + "Di0[15]", + "Di0[8]", + "Di0[9]", + "A0[0]", + "A0[2]", + "EN0", + "A0[7]", + "Do0[11]", + "Do0[12]", + "Do0[13]", + "Do0[8]", + "Do0[9]", + "Do0[10]", + "Do0[14]", + "Do0[15]", + "Do0[0]", + "Do0[1]", + "Do0[2]", + "Do0[3]", + "Do0[4]", + "Do0[5]", + "Do0[6]", + "Do0[7]", + "Do0[16]", + "Do0[17]", + "Do0[18]", + "Do0[19]", + "Do0[20]", + "Do0[21]", + "Do0[22]", + "Do0[23]", + "Do0[26]", + "Do0[24]", + "Do0[25]", + "Do0[28]", + "Do0[30]", + "Do0[27]", + "Do0[29]", + "Do0[31]", + "VGND", + "VPWR" + ], [ + "A0[5]", + "A0[6]", + "CLK", + "WE0[1]", + "WE0[3]", + "A0[1]", + "A0[3]", + "A0[4]", + "WE0[2]", + "WE0[0]", + "Di0[11]", + "Di0[12]", + "Di0[13]", + "Di0[16]", + "Di0[17]", + "Di0[18]", + "Di0[19]", + "Di0[20]", + "Di0[21]", + "Di0[22]", + "Di0[23]", + "Di0[26]", + "Di0[24]", + "Di0[25]", + "Di0[28]", + "Di0[30]", + "Di0[27]", + "Di0[29]", + "Di0[31]", + "Di0[0]", + "Di0[1]", + "Di0[2]", + "Di0[3]", + "Di0[4]", + "Di0[5]", + "Di0[6]", + "Di0[7]", + "Di0[10]", + "Di0[14]", + "Di0[15]", + "Di0[8]", + "Di0[9]", + "A0[0]", + "A0[2]", + "EN0", + "A0[7]", + "Do0[11]", + "Do0[12]", + "Do0[13]", + "Do0[8]", + "Do0[9]", + "Do0[10]", + "Do0[14]", + "Do0[15]", + "Do0[0]", + "Do0[1]", + "Do0[2]", + "Do0[3]", + "Do0[4]", + "Do0[5]", + "Do0[6]", + "Do0[7]", + "Do0[16]", + "Do0[17]", + "Do0[18]", + "Do0[19]", + "Do0[20]", + "Do0[21]", + "Do0[22]", + "Do0[23]", + "Do0[26]", + "Do0[24]", + "Do0[25]", + "Do0[28]", + "Do0[30]", + "Do0[27]", + "Do0[29]", + "Do0[31]", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o2bb2ai_2", + "sky130_fd_sc_hd__o2bb2ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPWR", + "A1_N", + "B2", + "A2_N", + "B1", + "VNB", + "VPB" + ], [ + "VGND", + "Y", + "VPWR", + "A1_N", + "B2", + "A2_N", + "B1", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a2111oi_2", + "sky130_fd_sc_hd__a2111oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 16, + 16 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VNB", + "VPB", + "VPWR", + "B1", + "D1", + "A2", + "A1", + "C1" + ], [ + "VGND", + "Y", + "VNB", + "VPB", + "VPWR", + "B1", + "D1", + "A2", + "A1", + "C1" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o311ai_2", + "sky130_fd_sc_hd__o311ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPB", + "A3", + "A1", + "B1", + "C1", + "A2", + "VGND", + "VPWR" + ], [ + "Y", + "VNB", + "VPB", + "A3", + "A1", + "B1", + "C1", + "A2", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__o32ai_4", + "sky130_fd_sc_hd__o32ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VNB", + "VPB", + "A3", + "VPWR", + "B1", + "A2", + "A1", + "B2" + ], [ + "Y", + "VGND", + "VNB", + "VPB", + "A3", + "VPWR", + "B1", + "A2", + "A1", + "B2" + ] + ] + }, + { + "name": [ + "I9_sky130_fd_sc_hd__a41oi_4", + "sky130_fd_sc_hd__a41oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A1", + "VGND", + "B1", + "A3", + "A4", + "A2", + "VPWR" + ], [ + "Y", + "VPB", + "VNB", + "A1", + "VGND", + "B1", + "A3", + "A4", + "A2", + "VPWR" + ] + ] + }, + { + "name": [ + "LO_sky130_fd_sc_hvl__buf_8", + "sky130_fd_sc_hvl__buf_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPWR", + "VPB", + "X", + "VGND", + "VNB" + ], [ + "A", + "VPWR", + "VPB", + "X", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "LO_sky130_fd_sc_hvl__inv_8", + "sky130_fd_sc_hvl__inv_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "A", + "Y" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "A", + "Y" + ] + ] + }, + { + "name": [ + "LO_sky130_fd_sc_hvl__schmittbuf_1", + "sky130_fd_sc_hvl__schmittbuf_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 4], + ["sky130_fd_pr__pfet_g5v0d10v5", 4], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_pr__res_generic_pd__hv", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_pr__res_generic_pd__hv", 1 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPB", + "VNB", + "VGND", + "VPWR", + "X" + ], [ + "A", + "VPB", + "VNB", + "VGND", + "VPWR", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfrtp_1", + "sky130_fd_sc_hd__dfrtp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "RESET_B", + "VPB", + "VNB", + "VGND", + "D", + "Q", + "CLK" + ], [ + "VPWR", + "RESET_B", + "VPB", + "VNB", + "VGND", + "D", + "Q", + "CLK" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor2_1", + "sky130_fd_sc_hd__nor2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VPB", + "VGND", + "VNB", + "B", + "VPWR" + ], [ + "Y", + "A", + "VPB", + "VGND", + "VNB", + "B", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2_1", + "sky130_fd_sc_hd__nand2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ], [ + "VGND", + "Y", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ai_1", + "sky130_fd_sc_hd__o21ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A2", + "B1", + "VPWR", + "A1", + "VGND", + "Y", + "VPB", + "VNB" + ], [ + "A2", + "B1", + "VPWR", + "A1", + "VGND", + "Y", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfstp_2", + "sky130_fd_sc_hd__dfstp_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 16], + ["sky130_fd_pr__pfet_01v8_hvt", 16 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 16 ], + ["sky130_fd_pr__pfet_01v8_hvt", 16 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "SET_B", + "VPWR", + "VPB", + "VNB", + "Q", + "D", + "CLK", + "VGND" + ], [ + "SET_B", + "VPWR", + "VPB", + "VNB", + "Q", + "D", + "CLK", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2b_1", + "sky130_fd_sc_hd__nand2b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPWR", + "VPB", + "A_N", + "VGND", + "B" + ], [ + "Y", + "VNB", + "VPWR", + "VPB", + "A_N", + "VGND", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4bb_1", + "sky130_fd_sc_hd__nand4bb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "VPB", + "VNB", + "A_N", + "B_N", + "C", + "D", + "VGND" + ], [ + "Y", + "VPWR", + "VPB", + "VNB", + "A_N", + "B_N", + "C", + "D", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfstp_1", + "sky130_fd_sc_hd__dfstp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 16], + ["sky130_fd_pr__pfet_01v8_hvt", 16 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 16 ], + ["sky130_fd_pr__pfet_01v8_hvt", 16 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "SET_B", + "VPWR", + "VPB", + "VNB", + "D", + "Q", + "CLK", + "VGND" + ], [ + "SET_B", + "VPWR", + "VPB", + "VNB", + "D", + "Q", + "CLK", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21a_1", + "sky130_fd_sc_hd__o21a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A1", + "B1", + "X", + "A2", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "A1", + "B1", + "X", + "A2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2bb2ai_1", + "sky130_fd_sc_hd__o2bb2ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VPB", + "VNB", + "A2_N", + "B2", + "B1", + "A1_N", + "VPWR" + ], [ + "Y", + "VGND", + "VPB", + "VNB", + "A2_N", + "B2", + "B1", + "A1_N", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3_1", + "sky130_fd_sc_hd__nor3_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VNB", + "VPB", + "A", + "B", + "C", + "VPWR" + ], [ + "Y", + "VGND", + "VNB", + "VPB", + "A", + "B", + "C", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_12", + "sky130_fd_sc_hd__buf_12" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VPWR", + "VPB", + "VGND", + "VNB", + "A" + ], [ + "X", + "VPWR", + "VPB", + "VGND", + "VNB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21oi_1", + "sky130_fd_sc_hd__a21oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "Y", + "A2", + "VGND", + "A1", + "VPWR", + "B1" + ], [ + "VNB", + "VPB", + "Y", + "A2", + "VGND", + "A1", + "VPWR", + "B1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__xnor2_1", + "sky130_fd_sc_hd__xnor2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VPB", + "VNB", + "VPWR", + "A", + "B" + ], [ + "Y", + "VGND", + "VPB", + "VNB", + "VPWR", + "A", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2111ai_2", + "sky130_fd_sc_hd__o2111ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "A2", + "A1", + "B1", + "D1", + "VGND", + "C1", + "Y", + "VPB", + "VNB" + ], [ + "VPWR", + "A2", + "A1", + "B1", + "D1", + "VGND", + "C1", + "Y", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31ai_2", + "sky130_fd_sc_hd__o31ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "Y", + "VGND", + "VPWR", + "A1", + "A2", + "B1", + "A3" + ], [ + "VPB", + "VNB", + "Y", + "VGND", + "VPWR", + "A1", + "A2", + "B1", + "A3" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a41oi_1", + "sky130_fd_sc_hd__a41oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "VNB", + "VPB", + "A3", + "A2", + "A4", + "A1", + "VGND", + "B1" + ], [ + "Y", + "VPWR", + "VNB", + "VPB", + "A3", + "A2", + "A4", + "A1", + "VGND", + "B1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkinv_4", + "sky130_fd_sc_hd__clkinv_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "A", + "Y" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "A", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfrtn_1", + "sky130_fd_sc_hd__dfrtn_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "RESET_B", + "VGND", + "VPB", + "VNB", + "D", + "Q", + "CLK_N" + ], [ + "VPWR", + "RESET_B", + "VGND", + "VPB", + "VNB", + "D", + "Q", + "CLK_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_4", + "sky130_fd_sc_hd__inv_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "Y", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2111ai_1", + "sky130_fd_sc_hd__o2111ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "Y", + "VPB", + "B1", + "A2", + "VGND", + "A1", + "D1", + "C1", + "VPWR" + ], [ + "VNB", + "Y", + "VPB", + "B1", + "A2", + "VGND", + "A1", + "D1", + "C1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3_1", + "sky130_fd_sc_hd__nand3_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "A", + "B", + "C", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "Y", + "A", + "B", + "C", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31a_1", + "sky130_fd_sc_hd__o31a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "A2", + "A1", + "X", + "B1", + "A3", + "VNB", + "VPB" + ], [ + "VPWR", + "VGND", + "A2", + "A1", + "X", + "B1", + "A3", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3_2", + "sky130_fd_sc_hd__nor3_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "B", + "C", + "A", + "Y" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "B", + "C", + "A", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dlymetal6s2s_1", + "sky130_fd_sc_hd__dlymetal6s2s_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPWR", + "VPB", + "VGND", + "VNB", + "X" + ], [ + "A", + "VPWR", + "VPB", + "VGND", + "VNB", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21bai_1", + "sky130_fd_sc_hd__o21bai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "Y", + "VPWR", + "A1", + "A2", + "B1_N" + ], [ + "VNB", + "VPB", + "VGND", + "Y", + "VPWR", + "A1", + "A2", + "B1_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_4", + "sky130_fd_sc_hd__buf_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "VNB", + "VPWR", + "VPB", + "A" + ], [ + "X", + "VGND", + "VNB", + "VPWR", + "VPB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3b_1", + "sky130_fd_sc_hd__nand3b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A_N", + "VGND", + "B", + "C", + "VNB", + "VPWR", + "VPB", + "Y" + ], [ + "A_N", + "VGND", + "B", + "C", + "VNB", + "VPWR", + "VPB", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a31o_1", + "sky130_fd_sc_hd__a31o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "B1", + "X", + "A2", + "A1", + "A3", + "VNB", + "VPB", + "VPWR" + ], [ + "VGND", + "B1", + "X", + "A2", + "A1", + "A3", + "VNB", + "VPB", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o22a_1", + "sky130_fd_sc_hd__o22a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "B1", + "X", + "B2", + "A1", + "A2" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "B1", + "X", + "B2", + "A1", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31ai_1", + "sky130_fd_sc_hd__o31ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A3", + "B1", + "VPWR", + "A1", + "A2", + "Y", + "VGND" + ], [ + "VPB", + "VNB", + "A3", + "B1", + "VPWR", + "A1", + "A2", + "Y", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o211ai_4", + "sky130_fd_sc_hd__o211ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 8 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 8 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "Y", + "B1", + "C1", + "VPB", + "A1", + "VGND", + "A2", + "VPWR" + ], [ + "VNB", + "Y", + "B1", + "C1", + "VPB", + "A1", + "VGND", + "A2", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21o_1", + "sky130_fd_sc_hd__a21o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "VPWR", + "A2", + "X", + "B1", + "A1" + ], [ + "VNB", + "VPB", + "VGND", + "VPWR", + "A2", + "X", + "B1", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor4_1", + "sky130_fd_sc_hd__nor4_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "A", + "C", + "B", + "D", + "Y" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "A", + "C", + "B", + "D", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2bb2o_1", + "sky130_fd_sc_hd__a2bb2o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "A1_N", + "A2_N", + "X", + "B2", + "B1", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "A1_N", + "A2_N", + "X", + "B2", + "B1", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfbbp_1", + "sky130_fd_sc_hd__dfbbp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 20], + ["sky130_fd_pr__pfet_01v8_hvt", 20 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 20 ], + ["sky130_fd_pr__pfet_01v8_hvt", 20 ] + ] + ], + "nets": [ + 29, + 29 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "SET_B", + "VGND", + "D", + "RESET_B", + "Q", + "Q_N", + "CLK", + "VPWR", + "VNB", + "VPB" + ], [ + "SET_B", + "VGND", + "D", + "RESET_B", + "Q", + "Q_N", + "CLK", + "VPWR", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_8", + "sky130_fd_sc_hd__inv_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "Y", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "A", + "Y", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_8", + "sky130_fd_sc_hd__buf_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "VNB", + "VPWR", + "VPB", + "A" + ], [ + "X", + "VGND", + "VNB", + "VPWR", + "VPB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_6", + "sky130_fd_sc_hd__buf_6" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "VNB", + "A", + "VPWR", + "VPB" + ], [ + "VGND", + "X", + "VNB", + "A", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2_4", + "sky130_fd_sc_hd__and2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B", + "A", + "VGND", + "X", + "VPWR", + "VPB", + "VNB" + ], [ + "B", + "A", + "VGND", + "X", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3b_4", + "sky130_fd_sc_hd__and3b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "C", + "B", + "A_N" + ], [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "C", + "B", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2_8", + "sky130_fd_sc_hd__nand2_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ], [ + "Y", + "VGND", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2_4", + "sky130_fd_sc_hd__nand2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "A", + "VNB", + "VPWR", + "VPB", + "B" + ], [ + "VGND", + "Y", + "A", + "VNB", + "VPWR", + "VPB", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_8", + "sky130_fd_sc_hd__clkbuf_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "VNB", + "A", + "VPWR", + "VPB" + ], [ + "X", + "VGND", + "VNB", + "A", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3b_1", + "sky130_fd_sc_hd__and3b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "A_N", + "C", + "B" + ], [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "A_N", + "C", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_12", + "sky130_fd_sc_hd__inv_12" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "Y", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "mprj2_logic_high", + "mprj2_logic_high" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__conb_1", 1 ] + ], [ + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__conb_1", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "HI", + "vssd2", + "vccd2" + ], [ + "HI", + "vssd2", + "vccd2" + ] + ] + }, + { + "name": [ + "mprj_logic_high", + "mprj_logic_high" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 463], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__decap_4", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 463 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ] + ] + ], + "nets": [ + 928, + 928 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vssd1", + "vccd1", + "HI[295]", + "HI[462]", + "HI[58]", + "HI[345]", + "HI[178]", + "HI[10]", + "HI[228]", + "HI[130]", + "HI[95]", + "HI[382]", + "HI[432]", + "HI[265]", + "HI[28]", + "HI[315]", + "HI[148]", + "HI[100]", + "HI[65]", + "HI[185]", + "HI[352]", + "HI[235]", + "HI[402]", + "HI[118]", + "HI[272]", + "HI[35]", + "HI[322]", + "HI[155]", + "HI[205]", + "HI[72]", + "HI[192]", + "HI[457]", + "HI[242]", + "HI[125]", + "HI[0]", + "HI[377]", + "HI[42]", + "HI[427]", + "HI[162]", + "HI[212]", + "HI[297]", + "HI[347]", + "HI[12]", + "HI[132]", + "HI[97]", + "HI[384]", + "HI[267]", + "HI[434]", + "HI[317]", + "HI[102]", + "HI[67]", + "HI[187]", + "HI[354]", + "HI[237]", + "HI[404]", + "HI[391]", + "HI[274]", + "HI[441]", + "HI[37]", + "HI[324]", + "HI[157]", + "HI[207]", + "HI[74]", + "HI[194]", + "HI[361]", + "HI[459]", + "HI[244]", + "HI[411]", + "HI[127]", + "HI[281]", + "HI[2]", + "HI[379]", + "HI[44]", + "HI[331]", + "HI[164]", + "HI[429]", + "HI[214]", + "HI[81]", + "HI[299]", + "HI[251]", + "HI[349]", + "HI[14]", + "HI[301]", + "HI[134]", + "HI[99]", + "HI[386]", + "HI[51]", + "HI[269]", + "HI[171]", + "HI[436]", + "HI[319]", + "HI[221]", + "HI[104]", + "HI[69]", + "HI[189]", + "HI[356]", + "HI[21]", + "HI[239]", + "HI[141]", + "HI[406]", + "HI[393]", + "HI[276]", + "HI[443]", + "HI[39]", + "HI[326]", + "HI[159]", + "HI[111]", + "HI[209]", + "HI[76]", + "HI[363]", + "HI[196]", + "HI[246]", + "HI[413]", + "HI[129]", + "HI[4]", + "HI[283]", + "HI[450]", + "HI[46]", + "HI[333]", + "HI[166]", + "HI[216]", + "HI[83]", + "HI[370]", + "HI[253]", + "HI[420]", + "HI[16]", + "HI[303]", + "HI[136]", + "HI[290]", + "HI[388]", + "HI[53]", + "HI[173]", + "HI[340]", + "HI[438]", + "HI[223]", + "HI[90]", + "HI[106]", + "HI[260]", + "HI[358]", + "HI[23]", + "HI[310]", + "HI[143]", + "HI[408]", + "HI[395]", + "HI[60]", + "HI[180]", + "HI[278]", + "HI[445]", + "HI[328]", + "HI[230]", + "HI[113]", + "HI[78]", + "HI[198]", + "HI[365]", + "HI[30]", + "HI[248]", + "HI[150]", + "HI[415]", + "HI[200]", + "HI[285]", + "HI[452]", + "HI[6]", + "HI[48]", + "HI[168]", + "HI[335]", + "HI[218]", + "HI[120]", + "HI[85]", + "HI[372]", + "HI[255]", + "HI[422]", + "HI[18]", + "HI[305]", + "HI[138]", + "HI[292]", + "HI[55]", + "HI[175]", + "HI[342]", + "HI[225]", + "HI[92]", + "HI[108]", + "HI[262]", + "HI[25]", + "HI[312]", + "HI[145]", + "HI[397]", + "HI[62]", + "HI[182]", + "HI[447]", + "HI[232]", + "HI[115]", + "HI[367]", + "HI[32]", + "HI[152]", + "HI[417]", + "HI[202]", + "HI[287]", + "HI[454]", + "HI[8]", + "HI[337]", + "HI[122]", + "HI[87]", + "HI[374]", + "HI[257]", + "HI[424]", + "HI[307]", + "HI[294]", + "HI[461]", + "HI[57]", + "HI[177]", + "HI[344]", + "HI[227]", + "HI[94]", + "HI[381]", + "HI[264]", + "HI[431]", + "HI[27]", + "HI[314]", + "HI[147]", + "HI[399]", + "HI[64]", + "HI[184]", + "HI[449]", + "HI[351]", + "HI[401]", + "HI[234]", + "HI[117]", + "HI[271]", + "HI[369]", + "HI[34]", + "HI[321]", + "HI[154]", + "HI[419]", + "HI[204]", + "HI[71]", + "HI[191]", + "HI[289]", + "HI[456]", + "HI[339]", + "HI[241]", + "HI[124]", + "HI[89]", + "HI[376]", + "HI[41]", + "HI[259]", + "HI[161]", + "HI[426]", + "HI[211]", + "HI[309]", + "HI[296]", + "HI[59]", + "HI[179]", + "HI[346]", + "HI[11]", + "HI[229]", + "HI[131]", + "HI[96]", + "HI[383]", + "HI[266]", + "HI[433]", + "HI[29]", + "HI[316]", + "HI[149]", + "HI[101]", + "HI[66]", + "HI[186]", + "HI[353]", + "HI[236]", + "HI[403]", + "HI[119]", + "HI[390]", + "HI[440]", + "HI[273]", + "HI[36]", + "HI[323]", + "HI[156]", + "HI[206]", + "HI[73]", + "HI[193]", + "HI[360]", + "HI[458]", + "HI[243]", + "HI[410]", + "HI[126]", + "HI[1]", + "HI[280]", + "HI[378]", + "HI[43]", + "HI[163]", + "HI[330]", + "HI[428]", + "HI[213]", + "HI[80]", + "HI[298]", + "HI[250]", + "HI[348]", + "HI[13]", + "HI[300]", + "HI[133]", + "HI[98]", + "HI[385]", + "HI[50]", + "HI[268]", + "HI[435]", + "HI[170]", + "HI[220]", + "HI[318]", + "HI[103]", + "HI[68]", + "HI[188]", + "HI[355]", + "HI[20]", + "HI[238]", + "HI[140]", + "HI[405]", + "HI[392]", + "HI[275]", + "HI[442]", + "HI[38]", + "HI[325]", + "HI[158]", + "HI[208]", + "HI[110]", + "HI[75]", + "HI[195]", + "HI[362]", + "HI[245]", + "HI[412]", + "HI[128]", + "HI[282]", + "HI[3]", + "HI[45]", + "HI[332]", + "HI[165]", + "HI[215]", + "HI[82]", + "HI[252]", + "HI[15]", + "HI[302]", + "HI[135]", + "HI[387]", + "HI[52]", + "HI[172]", + "HI[437]", + "HI[222]", + "HI[105]", + "HI[357]", + "HI[22]", + "HI[142]", + "HI[407]", + "HI[394]", + "HI[277]", + "HI[444]", + "HI[327]", + "HI[112]", + "HI[77]", + "HI[197]", + "HI[364]", + "HI[414]", + "HI[247]", + "HI[284]", + "HI[451]", + "HI[5]", + "HI[47]", + "HI[167]", + "HI[334]", + "HI[217]", + "HI[84]", + "HI[371]", + "HI[254]", + "HI[421]", + "HI[17]", + "HI[304]", + "HI[137]", + "HI[291]", + "HI[389]", + "HI[54]", + "HI[341]", + "HI[174]", + "HI[439]", + "HI[224]", + "HI[91]", + "HI[107]", + "HI[261]", + "HI[359]", + "HI[24]", + "HI[311]", + "HI[409]", + "HI[144]", + "HI[396]", + "HI[61]", + "HI[279]", + "HI[181]", + "HI[446]", + "HI[231]", + "HI[329]", + "HI[114]", + "HI[79]", + "HI[199]", + "HI[366]", + "HI[31]", + "HI[151]", + "HI[249]", + "HI[416]", + "HI[201]", + "HI[453]", + "HI[7]", + "HI[286]", + "HI[49]", + "HI[169]", + "HI[336]", + "HI[219]", + "HI[121]", + "HI[86]", + "HI[373]", + "HI[256]", + "HI[423]", + "HI[19]", + "HI[306]", + "HI[139]", + "HI[293]", + "HI[460]", + "HI[56]", + "HI[176]", + "HI[343]", + "HI[226]", + "HI[93]", + "HI[109]", + "HI[380]", + "HI[263]", + "HI[430]", + "HI[26]", + "HI[313]", + "HI[146]", + "HI[398]", + "HI[63]", + "HI[448]", + "HI[350]", + "HI[183]", + "HI[233]", + "HI[400]", + "HI[116]", + "HI[270]", + "HI[368]", + "HI[33]", + "HI[320]", + "HI[153]", + "HI[418]", + "HI[203]", + "HI[70]", + "HI[190]", + "HI[288]", + "HI[455]", + "HI[9]", + "HI[240]", + "HI[338]", + "HI[123]", + "HI[88]", + "HI[375]", + "HI[40]", + "HI[258]", + "HI[160]", + "HI[425]", + "HI[308]", + "HI[210]" + ], [ + "vssd1", + "vccd1", + "HI[295]", + "HI[462]", + "HI[58]", + "HI[345]", + "HI[178]", + "HI[10]", + "HI[228]", + "HI[130]", + "HI[95]", + "HI[382]", + "HI[432]", + "HI[265]", + "HI[28]", + "HI[315]", + "HI[148]", + "HI[100]", + "HI[65]", + "HI[185]", + "HI[352]", + "HI[235]", + "HI[402]", + "HI[118]", + "HI[272]", + "HI[35]", + "HI[322]", + "HI[155]", + "HI[205]", + "HI[72]", + "HI[192]", + "HI[457]", + "HI[242]", + "HI[125]", + "HI[0]", + "HI[377]", + "HI[42]", + "HI[427]", + "HI[162]", + "HI[212]", + "HI[297]", + "HI[347]", + "HI[12]", + "HI[132]", + "HI[97]", + "HI[384]", + "HI[267]", + "HI[434]", + "HI[317]", + "HI[102]", + "HI[67]", + "HI[187]", + "HI[354]", + "HI[237]", + "HI[404]", + "HI[391]", + "HI[274]", + "HI[441]", + "HI[37]", + "HI[324]", + "HI[157]", + "HI[207]", + "HI[74]", + "HI[194]", + "HI[361]", + "HI[459]", + "HI[244]", + "HI[411]", + "HI[127]", + "HI[281]", + "HI[2]", + "HI[379]", + "HI[44]", + "HI[331]", + "HI[164]", + "HI[429]", + "HI[214]", + "HI[81]", + "HI[299]", + "HI[251]", + "HI[349]", + "HI[14]", + "HI[301]", + "HI[134]", + "HI[99]", + "HI[386]", + "HI[51]", + "HI[269]", + "HI[171]", + "HI[436]", + "HI[319]", + "HI[221]", + "HI[104]", + "HI[69]", + "HI[189]", + "HI[356]", + "HI[21]", + "HI[239]", + "HI[141]", + "HI[406]", + "HI[393]", + "HI[276]", + "HI[443]", + "HI[39]", + "HI[326]", + "HI[159]", + "HI[111]", + "HI[209]", + "HI[76]", + "HI[363]", + "HI[196]", + "HI[246]", + "HI[413]", + "HI[129]", + "HI[4]", + "HI[283]", + "HI[450]", + "HI[46]", + "HI[333]", + "HI[166]", + "HI[216]", + "HI[83]", + "HI[370]", + "HI[253]", + "HI[420]", + "HI[16]", + "HI[303]", + "HI[136]", + "HI[290]", + "HI[388]", + "HI[53]", + "HI[173]", + "HI[340]", + "HI[438]", + "HI[223]", + "HI[90]", + "HI[106]", + "HI[260]", + "HI[358]", + "HI[23]", + "HI[310]", + "HI[143]", + "HI[408]", + "HI[395]", + "HI[60]", + "HI[180]", + "HI[278]", + "HI[445]", + "HI[328]", + "HI[230]", + "HI[113]", + "HI[78]", + "HI[198]", + "HI[365]", + "HI[30]", + "HI[248]", + "HI[150]", + "HI[415]", + "HI[200]", + "HI[285]", + "HI[452]", + "HI[6]", + "HI[48]", + "HI[168]", + "HI[335]", + "HI[218]", + "HI[120]", + "HI[85]", + "HI[372]", + "HI[255]", + "HI[422]", + "HI[18]", + "HI[305]", + "HI[138]", + "HI[292]", + "HI[55]", + "HI[175]", + "HI[342]", + "HI[225]", + "HI[92]", + "HI[108]", + "HI[262]", + "HI[25]", + "HI[312]", + "HI[145]", + "HI[397]", + "HI[62]", + "HI[182]", + "HI[447]", + "HI[232]", + "HI[115]", + "HI[367]", + "HI[32]", + "HI[152]", + "HI[417]", + "HI[202]", + "HI[287]", + "HI[454]", + "HI[8]", + "HI[337]", + "HI[122]", + "HI[87]", + "HI[374]", + "HI[257]", + "HI[424]", + "HI[307]", + "HI[294]", + "HI[461]", + "HI[57]", + "HI[177]", + "HI[344]", + "HI[227]", + "HI[94]", + "HI[381]", + "HI[264]", + "HI[431]", + "HI[27]", + "HI[314]", + "HI[147]", + "HI[399]", + "HI[64]", + "HI[184]", + "HI[449]", + "HI[351]", + "HI[401]", + "HI[234]", + "HI[117]", + "HI[271]", + "HI[369]", + "HI[34]", + "HI[321]", + "HI[154]", + "HI[419]", + "HI[204]", + "HI[71]", + "HI[191]", + "HI[289]", + "HI[456]", + "HI[339]", + "HI[241]", + "HI[124]", + "HI[89]", + "HI[376]", + "HI[41]", + "HI[259]", + "HI[161]", + "HI[426]", + "HI[211]", + "HI[309]", + "HI[296]", + "HI[59]", + "HI[179]", + "HI[346]", + "HI[11]", + "HI[229]", + "HI[131]", + "HI[96]", + "HI[383]", + "HI[266]", + "HI[433]", + "HI[29]", + "HI[316]", + "HI[149]", + "HI[101]", + "HI[66]", + "HI[186]", + "HI[353]", + "HI[236]", + "HI[403]", + "HI[119]", + "HI[390]", + "HI[440]", + "HI[273]", + "HI[36]", + "HI[323]", + "HI[156]", + "HI[206]", + "HI[73]", + "HI[193]", + "HI[360]", + "HI[458]", + "HI[243]", + "HI[410]", + "HI[126]", + "HI[1]", + "HI[280]", + "HI[378]", + "HI[43]", + "HI[163]", + "HI[330]", + "HI[428]", + "HI[213]", + "HI[80]", + "HI[298]", + "HI[250]", + "HI[348]", + "HI[13]", + "HI[300]", + "HI[133]", + "HI[98]", + "HI[385]", + "HI[50]", + "HI[268]", + "HI[435]", + "HI[170]", + "HI[220]", + "HI[318]", + "HI[103]", + "HI[68]", + "HI[188]", + "HI[355]", + "HI[20]", + "HI[238]", + "HI[140]", + "HI[405]", + "HI[392]", + "HI[275]", + "HI[442]", + "HI[38]", + "HI[325]", + "HI[158]", + "HI[208]", + "HI[110]", + "HI[75]", + "HI[195]", + "HI[362]", + "HI[245]", + "HI[412]", + "HI[128]", + "HI[282]", + "HI[3]", + "HI[45]", + "HI[332]", + "HI[165]", + "HI[215]", + "HI[82]", + "HI[252]", + "HI[15]", + "HI[302]", + "HI[135]", + "HI[387]", + "HI[52]", + "HI[172]", + "HI[437]", + "HI[222]", + "HI[105]", + "HI[357]", + "HI[22]", + "HI[142]", + "HI[407]", + "HI[394]", + "HI[277]", + "HI[444]", + "HI[327]", + "HI[112]", + "HI[77]", + "HI[197]", + "HI[364]", + "HI[414]", + "HI[247]", + "HI[284]", + "HI[451]", + "HI[5]", + "HI[47]", + "HI[167]", + "HI[334]", + "HI[217]", + "HI[84]", + "HI[371]", + "HI[254]", + "HI[421]", + "HI[17]", + "HI[304]", + "HI[137]", + "HI[291]", + "HI[389]", + "HI[54]", + "HI[341]", + "HI[174]", + "HI[439]", + "HI[224]", + "HI[91]", + "HI[107]", + "HI[261]", + "HI[359]", + "HI[24]", + "HI[311]", + "HI[409]", + "HI[144]", + "HI[396]", + "HI[61]", + "HI[279]", + "HI[181]", + "HI[446]", + "HI[231]", + "HI[329]", + "HI[114]", + "HI[79]", + "HI[199]", + "HI[366]", + "HI[31]", + "HI[151]", + "HI[249]", + "HI[416]", + "HI[201]", + "HI[453]", + "HI[7]", + "HI[286]", + "HI[49]", + "HI[169]", + "HI[336]", + "HI[219]", + "HI[121]", + "HI[86]", + "HI[373]", + "HI[256]", + "HI[423]", + "HI[19]", + "HI[306]", + "HI[139]", + "HI[293]", + "HI[460]", + "HI[56]", + "HI[176]", + "HI[343]", + "HI[226]", + "HI[93]", + "HI[109]", + "HI[380]", + "HI[263]", + "HI[430]", + "HI[26]", + "HI[313]", + "HI[146]", + "HI[398]", + "HI[63]", + "HI[448]", + "HI[350]", + "HI[183]", + "HI[233]", + "HI[400]", + "HI[116]", + "HI[270]", + "HI[368]", + "HI[33]", + "HI[320]", + "HI[153]", + "HI[418]", + "HI[203]", + "HI[70]", + "HI[190]", + "HI[288]", + "HI[455]", + "HI[9]", + "HI[240]", + "HI[338]", + "HI[123]", + "HI[88]", + "HI[375]", + "HI[40]", + "HI[258]", + "HI[160]", + "HI[425]", + "HI[308]", + "HI[210]" + ] + ] + }, + { + "name": [ + "mgmt_protect_hv", + "mgmt_protect_hv" + ], + "devices": [ + [ + ["sky130_fd_sc_hvl__conb_1", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 4], + ["sky130_fd_pr__nfet_g5v0d10v5", 8], + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_sc_hvl__conb_1", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 8 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 20, + 20 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vccd", + "vssd", + "vdda2", + "vdda1", + "vssa2", + "vssa1", + "mprj2_vdd_logic1", + "mprj_vdd_logic1" + ], [ + "vccd", + "vssd", + "vdda2", + "vdda1", + "vssa2", + "vssa1", + "mprj2_vdd_logic1", + "mprj_vdd_logic1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__bufbuf_8", + "sky130_fd_sc_hd__bufbuf_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "X", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2b_4", + "sky130_fd_sc_hd__and2b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "VGND", + "A_N", + "X", + "B" + ], [ + "VPWR", + "VPB", + "VNB", + "VGND", + "A_N", + "X", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__decap_4", + "sky130_fd_sc_hvl__decap_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__decap_8", + "sky130_fd_sc_hvl__decap_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__diode_2", + "sky130_fd_sc_hvl__diode_2" + ], + "devices": [ + [ + ["sky130_fd_pr__diode_pw2nd_11v0", 1 ] + ], [ + ["sky130_fd_pr__diode_pw2nd_11v0", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "DIODE", + "VGND", + "VPWR", + "VPB" + ], [ + "VNB", + "DIODE", + "VGND", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfstp_4", + "sky130_fd_sc_hd__dfstp_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 16], + ["sky130_fd_pr__nfet_01v8", 16 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 16 ], + ["sky130_fd_pr__nfet_01v8", 16 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Q", + "D", + "CLK", + "VGND", + "VPB", + "VNB", + "VPWR", + "SET_B" + ], [ + "Q", + "D", + "CLK", + "VGND", + "VPB", + "VNB", + "VPWR", + "SET_B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a211o_1", + "sky130_fd_sc_hd__a211o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A2", + "X", + "A1", + "B1", + "C1", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A2", + "X", + "A1", + "B1", + "C1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o211a_1", + "sky130_fd_sc_hd__o211a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "C1", + "A1", + "B1", + "A2", + "X", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "C1", + "A1", + "B1", + "A2", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o221a_1", + "sky130_fd_sc_hd__o221a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VGND", + "X", + "B1", + "A1", + "C1", + "B2", + "A2", + "VPWR" + ], [ + "VPB", + "VNB", + "VGND", + "X", + "B1", + "A1", + "C1", + "B2", + "A2", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a221o_1", + "sky130_fd_sc_hd__a221o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "VPB", + "VNB", + "X", + "B1", + "A1", + "C1", + "A2", + "B2" + ], [ + "VGND", + "VPWR", + "VPB", + "VNB", + "X", + "B1", + "A1", + "C1", + "A2", + "B2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2111a_1", + "sky130_fd_sc_hd__o2111a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "D1", + "C1", + "A1", + "A2", + "B1", + "X" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "D1", + "C1", + "A1", + "A2", + "B1", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a22o_1", + "sky130_fd_sc_hd__a22o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A2", + "A1", + "B1", + "X", + "B2", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "A2", + "A1", + "B1", + "X", + "B2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4_1", + "sky130_fd_sc_hd__nand4_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "A", + "C", + "B", + "D", + "Y" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "A", + "C", + "B", + "D", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3_1", + "sky130_fd_sc_hd__and3_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "A", + "B", + "C", + "X", + "VNB", + "VPWR", + "VPB" + ], [ + "VGND", + "A", + "B", + "C", + "X", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2bb2a_1", + "sky130_fd_sc_hd__o2bb2a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A1_N", + "A2_N", + "X", + "B1", + "B2", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A1_N", + "A2_N", + "X", + "B1", + "B2", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor2_4", + "sky130_fd_sc_hd__nor2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "B", + "VPB", + "A", + "VGND", + "VNB", + "VPWR" + ], [ + "Y", + "B", + "VPB", + "A", + "VGND", + "VNB", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor2_8", + "sky130_fd_sc_hd__nor2_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VPB", + "VGND", + "VNB", + "B", + "VPWR" + ], [ + "Y", + "A", + "VPB", + "VGND", + "VNB", + "B", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4_1", + "sky130_fd_sc_hd__and4_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "D", + "B", + "C", + "A" + ], [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "D", + "B", + "C", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3_4", + "sky130_fd_sc_hd__and3_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "A", + "C", + "B", + "VNB", + "VPWR", + "VPB" + ], [ + "X", + "VGND", + "A", + "C", + "B", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4b_1", + "sky130_fd_sc_hd__and4b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "VPB", + "VNB", + "X", + "D", + "A_N", + "C", + "B" + ], [ + "VGND", + "VPWR", + "VPB", + "VNB", + "X", + "D", + "A_N", + "C", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a221o_2", + "sky130_fd_sc_hd__a221o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "B1", + "A1", + "C1", + "A2", + "B2", + "VPB", + "VNB", + "VPWR" + ], [ + "VGND", + "X", + "B1", + "A1", + "C1", + "A2", + "B2", + "VPB", + "VNB", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2b_1", + "sky130_fd_sc_hd__and2b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "B", + "X", + "A_N", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "B", + "X", + "A_N", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31a_4", + "sky130_fd_sc_hd__o31a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "X", + "A3", + "A1", + "B1", + "A2", + "VPWR" + ], [ + "VGND", + "VPB", + "VNB", + "X", + "A3", + "A1", + "B1", + "A2", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a32o_1", + "sky130_fd_sc_hd__a32o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "B2", + "X", + "B1", + "A2", + "A3", + "A1", + "VPB", + "VNB" + ], [ + "VGND", + "VPWR", + "B2", + "X", + "B1", + "A2", + "A3", + "A1", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4bb_1", + "sky130_fd_sc_hd__and4bb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "C", + "A_N", + "B_N", + "X", + "D", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "C", + "A_N", + "B_N", + "X", + "D", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a41o_1", + "sky130_fd_sc_hd__a41o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "B1", + "A4", + "A3", + "A2", + "A1", + "X" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "B1", + "A4", + "A3", + "A2", + "A1", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2111o_1", + "sky130_fd_sc_hd__a2111o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "VPB", + "D1", + "X", + "A1", + "B1", + "A2", + "C1", + "VGND" + ], [ + "VPWR", + "VNB", + "VPB", + "D1", + "X", + "A1", + "B1", + "A2", + "C1", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2111oi_1", + "sky130_fd_sc_hd__a2111oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VNB", + "VPB", + "C1", + "B1", + "A1", + "D1", + "VPWR", + "A2" + ], [ + "VGND", + "Y", + "VNB", + "VPB", + "C1", + "B1", + "A1", + "D1", + "VPWR", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o41a_1", + "sky130_fd_sc_hd__o41a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "A2", + "A3", + "A4", + "B1", + "A1", + "X", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "A2", + "A3", + "A4", + "B1", + "A1", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__mux2_8", + "sky130_fd_sc_hd__mux2_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A0", + "A1", + "VNB", + "VPB", + "VGND", + "S", + "VPWR" + ], [ + "X", + "A0", + "A1", + "VNB", + "VPB", + "VGND", + "S", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a311o_1", + "sky130_fd_sc_hd__a311o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "A1", + "A3", + "B1", + "C1", + "A2", + "X", + "VPB", + "VNB" + ], [ + "VPWR", + "VGND", + "A1", + "A3", + "B1", + "C1", + "A2", + "X", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o32a_1", + "sky130_fd_sc_hd__o32a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "X", + "A1", + "B1", + "A2", + "B2", + "A3", + "VPB", + "VNB" + ], [ + "VGND", + "VPWR", + "X", + "A1", + "B1", + "A2", + "B2", + "A3", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor4_4", + "sky130_fd_sc_hd__nor4_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VGND", + "VNB", + "B", + "C", + "A", + "D", + "VPWR" + ], [ + "Y", + "VPB", + "VGND", + "VNB", + "B", + "C", + "A", + "D", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3_4", + "sky130_fd_sc_hd__nand3_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VNB", + "VPWR", + "VPB", + "A", + "B", + "C" + ], [ + "VGND", + "Y", + "VNB", + "VPWR", + "VPB", + "A", + "B", + "C" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2b_4", + "sky130_fd_sc_hd__nand2b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "Y", + "VPB", + "VNB", + "B", + "VGND", + "A_N" + ], [ + "VPWR", + "Y", + "VPB", + "VNB", + "B", + "VGND", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21boi_1", + "sky130_fd_sc_hd__a21boi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A1", + "A2", + "B1_N", + "VNB", + "VPB", + "VGND", + "Y", + "VPWR" + ], [ + "A1", + "A2", + "B1_N", + "VNB", + "VPB", + "VGND", + "Y", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21a_4", + "sky130_fd_sc_hd__o21a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "A2", + "VGND", + "A1", + "VPB", + "X", + "B1" + ], [ + "VNB", + "VPWR", + "A2", + "VGND", + "A1", + "VPB", + "X", + "B1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a31oi_1", + "sky130_fd_sc_hd__a31oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "B1", + "A1", + "VGND", + "A3", + "A2", + "Y", + "VPWR" + ], [ + "VPB", + "VNB", + "B1", + "A1", + "VGND", + "A3", + "A2", + "Y", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4b_1", + "sky130_fd_sc_hd__nand4b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A_N", + "C", + "D", + "B", + "VGND", + "Y", + "VPWR", + "VPB", + "VNB" + ], [ + "A_N", + "C", + "D", + "B", + "VGND", + "Y", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3b_4", + "sky130_fd_sc_hd__nand3b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "Y", + "VPB", + "B", + "C", + "VGND", + "A_N" + ], [ + "VNB", + "VPWR", + "Y", + "VPB", + "B", + "C", + "VGND", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ba_1", + "sky130_fd_sc_hd__o21ba_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A2", + "B1_N", + "A1", + "X", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "A2", + "B1_N", + "A1", + "X", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor4_2", + "sky130_fd_sc_hd__nor4_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "Y", + "VGND", + "VNB", + "VPB", + "A", + "C", + "B", + "D" + ], [ + "VPWR", + "Y", + "VGND", + "VNB", + "VPB", + "A", + "C", + "B", + "D" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o311a_1", + "sky130_fd_sc_hd__o311a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "VPWR", + "B1", + "A1", + "C1", + "A2", + "X", + "A3" + ], [ + "VNB", + "VPB", + "VGND", + "VPWR", + "B1", + "A1", + "C1", + "A2", + "X", + "A3" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2111o_2", + "sky130_fd_sc_hd__a2111o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A1", + "X", + "A2", + "D1", + "C1", + "B1", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A1", + "X", + "A2", + "D1", + "C1", + "B1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4b_4", + "sky130_fd_sc_hd__nand4b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "Y", + "VPB", + "VGND", + "D", + "B", + "C", + "A_N" + ], [ + "VNB", + "VPWR", + "Y", + "VPB", + "VGND", + "D", + "B", + "C", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a311oi_2", + "sky130_fd_sc_hd__a311oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A2", + "A1", + "C1", + "B1", + "A3", + "Y" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A2", + "A1", + "C1", + "B1", + "A3", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__xor2_1", + "sky130_fd_sc_hd__xor2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VGND", + "B", + "VNB", + "VPB", + "X", + "VPWR" + ], [ + "A", + "VGND", + "B", + "VNB", + "VPB", + "X", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o221a_4", + "sky130_fd_sc_hd__o221a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VPWR", + "X", + "B2", + "A2", + "A1", + "B1", + "C1", + "VGND" + ], [ + "VNB", + "VPB", + "VPWR", + "X", + "B2", + "A2", + "A1", + "B1", + "C1", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a211o_4", + "sky130_fd_sc_hd__a211o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "C1", + "A2", + "VPWR", + "A1", + "B1", + "X" + ], [ + "VGND", + "VPB", + "VNB", + "C1", + "A2", + "VPWR", + "A1", + "B1", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21bo_1", + "sky130_fd_sc_hd__a21bo_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A2", + "A1", + "B1_N", + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "X", + "A2", + "A1", + "B1_N", + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a221o_4", + "sky130_fd_sc_hd__a221o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "VPB", + "C1", + "B2", + "A2", + "A1", + "B1", + "X", + "VGND" + ], [ + "VPWR", + "VNB", + "VPB", + "C1", + "B2", + "A2", + "A1", + "B1", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4b_4", + "sky130_fd_sc_hd__and4b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "D", + "A_N", + "C", + "B", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "D", + "A_N", + "C", + "B", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3b_1", + "sky130_fd_sc_hd__nor3b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "C_N", + "A", + "B", + "Y", + "VGND", + "VNB", + "VPB" + ], [ + "VPWR", + "C_N", + "A", + "B", + "Y", + "VGND", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3_4", + "sky130_fd_sc_hd__nor3_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VGND", + "VNB", + "B", + "A", + "C", + "VPWR" + ], [ + "Y", + "VPB", + "VGND", + "VNB", + "B", + "A", + "C", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21oi_4", + "sky130_fd_sc_hd__a21oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A2", + "VGND", + "B1", + "VPWR", + "A1", + "VNB", + "Y", + "VPB" + ], [ + "A2", + "VGND", + "B1", + "VPWR", + "A1", + "VNB", + "Y", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21o_4", + "sky130_fd_sc_hd__a21o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "A2", + "A1", + "VNB", + "X", + "B1", + "VPB", + "VGND" + ], [ + "VPWR", + "A2", + "A1", + "VNB", + "X", + "B1", + "VPB", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a31oi_4", + "sky130_fd_sc_hd__a31oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "VPB", + "VNB", + "B1", + "A1", + "VGND", + "A3", + "A2" + ], [ + "Y", + "VPWR", + "VPB", + "VNB", + "B1", + "A1", + "VGND", + "A3", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2111o_4", + "sky130_fd_sc_hd__a2111o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "B1", + "A1", + "X", + "D1", + "C1", + "A2" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "B1", + "A1", + "X", + "D1", + "C1", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_6", + "sky130_fd_sc_hd__inv_6" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "Y", + "VPWR", + "VPB", + "VGND", + "VNB" + ], [ + "A", + "Y", + "VPWR", + "VPB", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a221oi_1", + "sky130_fd_sc_hd__a221oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "Y", + "B2", + "A2", + "VPWR", + "A1", + "B1", + "C1" + ], [ + "VGND", + "VNB", + "VPB", + "Y", + "B2", + "A2", + "VPWR", + "A1", + "B1", + "C1" + ] + ] + }, + { + "name": [ + "gpio_control_block", + "gpio_control_block" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__nand2b_2", 14], + ["sky130_fd_sc_hd__dfrtp_4", 13], + ["sky130_fd_sc_hd__dfbbn_2", 13], + ["sky130_fd_sc_hd__inv_2", 14], + ["sky130_fd_sc_hd__buf_16", 19], + ["sky130_fd_sc_hd__mux2_4", 1], + ["sky130_fd_sc_hd__clkbuf_16", 8], + ["sky130_fd_sc_hd__and2_0", 1], + ["sky130_fd_sc_hd__dlygate4sd3_1", 13], + ["sky130_fd_sc_hd__diode_2", 23], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__conb_1", 1], + ["sky130_fd_sc_hd__buf_2", 16], + ["sky130_fd_sc_hd__or2_0", 13], + ["sky130_fd_sc_hd__macro_sparecell", 1], + ["gpio_logic_high", 1], + ["sky130_fd_sc_hd__and2_2", 1], + ["sky130_fd_sc_hd__o21ai_4", 1], + ["sky130_fd_sc_hd__o21ai_2", 1], + ["sky130_fd_sc_hd__and2b_2", 1], + ["sky130_fd_sc_hd__and3b_2", 1], + ["sky130_fd_sc_hd__dfrtp_2", 1 ] + ], [ + ["sky130_fd_sc_hd__nand2b_2", 14 ], + ["sky130_fd_sc_hd__dfrtp_4", 13 ], + ["sky130_fd_sc_hd__dfbbn_2", 13 ], + ["sky130_fd_sc_hd__inv_2", 14 ], + ["sky130_fd_sc_hd__buf_16", 19 ], + ["sky130_fd_sc_hd__mux2_4", 1 ], + ["sky130_fd_sc_hd__clkbuf_16", 8 ], + ["sky130_fd_sc_hd__and2_0", 1 ], + ["sky130_fd_sc_hd__dlygate4sd3_1", 13 ], + ["sky130_fd_sc_hd__diode_2", 23 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__conb_1", 1 ], + ["sky130_fd_sc_hd__buf_2", 16 ], + ["sky130_fd_sc_hd__or2_0", 13 ], + ["sky130_fd_sc_hd__macro_sparecell", 1 ], + ["gpio_logic_high", 1 ], + ["sky130_fd_sc_hd__and2_2", 1 ], + ["sky130_fd_sc_hd__o21ai_4", 1 ], + ["sky130_fd_sc_hd__o21ai_2", 1 ], + ["sky130_fd_sc_hd__and2b_2", 1 ], + ["sky130_fd_sc_hd__and3b_2", 1 ], + ["sky130_fd_sc_hd__dfrtp_2", 1 ] + ] + ], + "nets": [ + 174, + 174 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vccd1", + "vssd1", + "pad_gpio_dm[2]", + "pad_gpio_dm[1]", + "serial_clock_out", + "serial_load_out", + "mgmt_gpio_in", + "zero", + "one", + "pad_gpio_outenb", + "pad_gpio_out", + "user_gpio_in", + "serial_data_out", + "pad_gpio_dm[0]", + "resetn_out", + "pad_gpio_holdover", + "pad_gpio_slow_sel", + "pad_gpio_vtrip_sel", + "pad_gpio_inenb", + "pad_gpio_ib_mode_sel", + "pad_gpio_ana_sel", + "pad_gpio_ana_pol", + "pad_gpio_ana_en", + "gpio_defaults[1]", + "gpio_defaults[10]", + "gpio_defaults[12]", + "gpio_defaults[11]", + "gpio_defaults[0]", + "gpio_defaults[7]", + "gpio_defaults[2]", + "gpio_defaults[3]", + "gpio_defaults[6]", + "gpio_defaults[5]", + "gpio_defaults[4]", + "gpio_defaults[8]", + "gpio_defaults[9]", + "vssd", + "vccd", + "user_gpio_oeb", + "user_gpio_out", + "serial_clock", + "serial_load", + "pad_gpio_in", + "mgmt_gpio_oeb", + "serial_data_in", + "mgmt_gpio_out", + "resetn" + ], [ + "vccd1", + "vssd1", + "pad_gpio_dm[2]", + "pad_gpio_dm[1]", + "serial_clock_out", + "serial_load_out", + "mgmt_gpio_in", + "zero", + "one", + "pad_gpio_outenb", + "pad_gpio_out", + "user_gpio_in", + "serial_data_out", + "pad_gpio_dm[0]", + "resetn_out", + "pad_gpio_holdover", + "pad_gpio_slow_sel", + "pad_gpio_vtrip_sel", + "pad_gpio_inenb", + "pad_gpio_ib_mode_sel", + "pad_gpio_ana_sel", + "pad_gpio_ana_pol", + "pad_gpio_ana_en", + "gpio_defaults[1]", + "gpio_defaults[10]", + "gpio_defaults[12]", + "gpio_defaults[11]", + "gpio_defaults[0]", + "gpio_defaults[7]", + "gpio_defaults[2]", + "gpio_defaults[3]", + "gpio_defaults[6]", + "gpio_defaults[5]", + "gpio_defaults[4]", + "gpio_defaults[8]", + "gpio_defaults[9]", + "vssd", + "vccd", + "user_gpio_oeb", + "user_gpio_out", + "serial_clock", + "serial_load", + "pad_gpio_in", + "mgmt_gpio_oeb", + "serial_data_in", + "mgmt_gpio_out", + "resetn" + ] + ] + }, + { + "name": [ + "gpio_defaults_block_0403", + "gpio_defaults_block_0403" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 13], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_6", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 13 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ] + ] + ], + "nets": [ + 28, + 28 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "gpio_defaults[1]", + "gpio_defaults[10]", + "gpio_defaults[0]", + "gpio_defaults[11]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[12]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ], [ + "VGND", + "VPWR", + "gpio_defaults[1]", + "gpio_defaults[10]", + "gpio_defaults[0]", + "gpio_defaults[11]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[12]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ] + ] + }, + { + "name": [ + "digital_pll", + "digital_pll" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__nor2_2", 42], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__a211o_2", 3], + ["sky130_fd_sc_hd__xnor2_2", 11], + ["sky130_fd_sc_hd__clkinv_1", 13], + ["sky130_fd_sc_hd__buf_2", 32], + ["sky130_fd_sc_hd__o21ai_2", 6], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__o21a_2", 5], + ["sky130_fd_sc_hd__einvp_2", 26], + ["sky130_fd_sc_hd__diode_2", 37], + ["sky130_fd_sc_hd__einvn_8", 13], + ["sky130_fd_sc_hd__mux2_2", 11], + ["sky130_fd_sc_hd__inv_2", 13], + ["sky130_fd_sc_hd__o2111a_2", 2], + ["sky130_fd_sc_hd__nand2_2", 20], + ["sky130_fd_sc_hd__a21o_2", 14], + ["sky130_fd_sc_hd__einvn_4", 13], + ["sky130_fd_sc_hd__o31a_2", 4], + ["sky130_fd_sc_hd__o211a_2", 7], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__and2_2", 14], + ["sky130_fd_sc_hd__clkbuf_2", 12], + ["sky130_fd_sc_hd__and3b_2", 2], + ["sky130_fd_sc_hd__o22a_2", 4], + ["sky130_fd_sc_hd__nand3b_2", 2], + ["sky130_fd_sc_hd__clkbuf_1", 13], + ["sky130_fd_sc_hd__nand4b_2", 1], + ["sky130_fd_sc_hd__nand3_2", 3], + ["sky130_fd_sc_hd__a22o_2", 7], + ["sky130_fd_sc_hd__xor2_2", 4], + ["sky130_fd_sc_hd__nand2b_2", 7], + ["sky130_fd_sc_hd__a21boi_2", 1], + ["sky130_fd_sc_hd__a32o_2", 6], + ["sky130_fd_sc_hd__dfrtp_2", 23], + ["sky130_fd_sc_hd__o2bb2a_2", 1], + ["sky130_fd_sc_hd__einvp_1", 1], + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__a21oi_2", 5], + ["sky130_fd_sc_hd__and4b_2", 2], + ["sky130_fd_sc_hd__o221a_2", 1], + ["sky130_fd_sc_hd__and3_2", 6], + ["sky130_fd_sc_hd__and2b_2", 1], + ["sky130_fd_sc_hd__o21ba_2", 1], + ["sky130_fd_sc_hd__o32a_2", 1], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__clkbuf_16", 2], + ["sky130_fd_sc_hd__a31o_2", 1], + ["sky130_fd_sc_hd__clkinv_2", 2], + ["sky130_fd_sc_hd__clkinv_8", 2], + ["sky130_fd_sc_hd__conb_1", 1], + ["sky130_fd_sc_hd__or2_2", 1], + ["sky130_fd_sc_hd__nand4_2", 1 ] + ], [ + ["sky130_fd_sc_hd__nor2_2", 42 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__a211o_2", 3 ], + ["sky130_fd_sc_hd__xnor2_2", 11 ], + ["sky130_fd_sc_hd__clkinv_1", 13 ], + ["sky130_fd_sc_hd__buf_2", 32 ], + ["sky130_fd_sc_hd__o21ai_2", 6 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__o21a_2", 5 ], + ["sky130_fd_sc_hd__einvp_2", 26 ], + ["sky130_fd_sc_hd__diode_2", 37 ], + ["sky130_fd_sc_hd__einvn_8", 13 ], + ["sky130_fd_sc_hd__mux2_2", 11 ], + ["sky130_fd_sc_hd__inv_2", 13 ], + ["sky130_fd_sc_hd__o2111a_2", 2 ], + ["sky130_fd_sc_hd__nand2_2", 20 ], + ["sky130_fd_sc_hd__a21o_2", 14 ], + ["sky130_fd_sc_hd__einvn_4", 13 ], + ["sky130_fd_sc_hd__o31a_2", 4 ], + ["sky130_fd_sc_hd__o211a_2", 7 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__and2_2", 14 ], + ["sky130_fd_sc_hd__clkbuf_2", 12 ], + ["sky130_fd_sc_hd__and3b_2", 2 ], + ["sky130_fd_sc_hd__o22a_2", 4 ], + ["sky130_fd_sc_hd__nand3b_2", 2 ], + ["sky130_fd_sc_hd__clkbuf_1", 13 ], + ["sky130_fd_sc_hd__nand4b_2", 1 ], + ["sky130_fd_sc_hd__nand3_2", 3 ], + ["sky130_fd_sc_hd__a22o_2", 7 ], + ["sky130_fd_sc_hd__xor2_2", 4 ], + ["sky130_fd_sc_hd__nand2b_2", 7 ], + ["sky130_fd_sc_hd__a21boi_2", 1 ], + ["sky130_fd_sc_hd__a32o_2", 6 ], + ["sky130_fd_sc_hd__dfrtp_2", 23 ], + ["sky130_fd_sc_hd__o2bb2a_2", 1 ], + ["sky130_fd_sc_hd__einvp_1", 1 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__a21oi_2", 5 ], + ["sky130_fd_sc_hd__and4b_2", 2 ], + ["sky130_fd_sc_hd__o221a_2", 1 ], + ["sky130_fd_sc_hd__and3_2", 6 ], + ["sky130_fd_sc_hd__and2b_2", 1 ], + ["sky130_fd_sc_hd__o21ba_2", 1 ], + ["sky130_fd_sc_hd__o32a_2", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__clkbuf_16", 2 ], + ["sky130_fd_sc_hd__a31o_2", 1 ], + ["sky130_fd_sc_hd__clkinv_2", 2 ], + ["sky130_fd_sc_hd__clkinv_8", 2 ], + ["sky130_fd_sc_hd__conb_1", 1 ], + ["sky130_fd_sc_hd__or2_2", 1 ], + ["sky130_fd_sc_hd__nand4_2", 1 ] + ] + ], + "nets": [ + 374, + 374 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "clockp[0]", + "clockp[1]", + "div[3]", + "div[1]", + "div[0]", + "div[4]", + "VGND", + "VPWR", + "dco", + "div[2]", + "ext_trim[0]", + "ext_trim[1]", + "ext_trim[2]", + "ext_trim[3]", + "ext_trim[5]", + "ext_trim[4]", + "ext_trim[6]", + "ext_trim[8]", + "ext_trim[10]", + "ext_trim[11]", + "ext_trim[7]", + "ext_trim[12]", + "ext_trim[14]", + "ext_trim[9]", + "ext_trim[15]", + "ext_trim[17]", + "ext_trim[18]", + "ext_trim[19]", + "ext_trim[20]", + "ext_trim[21]", + "ext_trim[13]", + "ext_trim[22]", + "ext_trim[16]", + "ext_trim[23]", + "ext_trim[24]", + "ext_trim[25]", + "enable", + "resetb", + "osc" + ], [ + "clockp[0]", + "clockp[1]", + "div[3]", + "div[1]", + "div[0]", + "div[4]", + "VGND", + "VPWR", + "dco", + "div[2]", + "ext_trim[0]", + "ext_trim[1]", + "ext_trim[2]", + "ext_trim[3]", + "ext_trim[5]", + "ext_trim[4]", + "ext_trim[6]", + "ext_trim[8]", + "ext_trim[10]", + "ext_trim[11]", + "ext_trim[7]", + "ext_trim[12]", + "ext_trim[14]", + "ext_trim[9]", + "ext_trim[15]", + "ext_trim[17]", + "ext_trim[18]", + "ext_trim[19]", + "ext_trim[20]", + "ext_trim[21]", + "ext_trim[13]", + "ext_trim[22]", + "ext_trim[16]", + "ext_trim[23]", + "ext_trim[24]", + "ext_trim[25]", + "enable", + "resetb", + "osc" + ] + ] + }, + { + "name": [ + "chip_io_alt", + "chip_io_alt" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 1126], + ["sky130_fd_pr__pfet_g5v0d10v5", 9934], + ["sky130_fd_pr__nfet_01v8_lvt", 1122], + ["sky130_fd_pr__nfet_g5v0d10v5", 12995], + ["sky130_fd_pr__pfet_01v8_hvt", 957], + ["sky130_fd_pr__nfet_01v8", 1224], + ["sky130_fd_io__com_cclat", 33], + ["sky130_fd_io__gpiov2_octl_mux", 33], + ["sky130_fd_pr__res_generic_m1", 2407], + ["sky130_fd_pr__res_generic_po", 508], + ["sky130_fd_pr__res_generic_m2", 1150], + ["sky130_fd_io__res250only_small", 69], + ["sky130_fd_io__res75only_small", 594], + ["sky130_fd_io__inv_1", 496], + ["sky130_fd_io__nor2_1", 132], + ["sky130_fd_io__nand2_1", 132], + ["sky130_fd_io__gpiov2_ipath_hvls", 33], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 33], + ["sky130_fd_pr__pfet_01v8", 309], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 70], + ["sky130_fd_pr__res_generic_m3", 44], + ["sky130_fd_pr__res_generic_m4", 33], + ["sky130_fd_pr__res_generic_m5", 29], + ["sky130_fd_pr__diode_pd2nw_05v5", 6], + ["constant_block", 7], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_pr__res_generic_nd", 68 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 1126 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 9934 ], + ["sky130_fd_pr__nfet_01v8_lvt", 1122 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 12995 ], + ["sky130_fd_pr__pfet_01v8_hvt", 957 ], + ["sky130_fd_pr__nfet_01v8", 1224 ], + ["sky130_fd_io__com_cclat", 33 ], + ["sky130_fd_io__gpiov2_octl_mux", 33 ], + ["sky130_fd_pr__res_generic_m1", 2407 ], + ["sky130_fd_pr__res_generic_po", 508 ], + ["sky130_fd_pr__res_generic_m2", 1150 ], + ["sky130_fd_io__res250only_small", 69 ], + ["sky130_fd_io__res75only_small", 594 ], + ["sky130_fd_io__inv_1", 496 ], + ["sky130_fd_io__nor2_1", 132 ], + ["sky130_fd_io__nand2_1", 132 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 33 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 33 ], + ["sky130_fd_pr__pfet_01v8", 309 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 70 ], + ["sky130_fd_pr__res_generic_m3", 44 ], + ["sky130_fd_pr__res_generic_m4", 33 ], + ["sky130_fd_pr__res_generic_m5", 29 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 6 ], + ["constant_block", 7 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_pr__res_generic_nd", 68 ] + ] + ], + "nets": [ + 19333, + 19333 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vssd2", + "vssd1", + "resetb", + "vccd2", + "vccd1", + "vssa1", + "vdda1", + "xres_vss_loop", + "vssa2", + "vdda2", + "flash_io0_oeb_core", + "flash_io1_oeb_core", + "gpio_mode1_core", + "mprj_io_one[13]", + "mprj_io_one[9]", + "mprj_io_one[0]", + "mprj_io_one[2]", + "mprj_io_one[4]", + "mprj_io_one[10]", + "mprj_io_one[6]", + "mprj_io_one[12]", + "mprj_io_one[8]", + "mprj_io_one[1]", + "mprj_io_one[3]", + "mprj_io_one[5]", + "mprj_io_one[11]", + "mprj_io_one[7]", + "mprj_io_one[23]", + "mprj_io_one[14]", + "mprj_io_one[24]", + "mprj_io_one[16]", + "mprj_io_one[26]", + "mprj_io_one[18]", + "mprj_io_one[20]", + "mprj_io_one[22]", + "mprj_io_one[15]", + "mprj_io_one[25]", + "mprj_io_one[17]", + "mprj_io_one[19]", + "mprj_io_one[21]", + "mprj_clamp_high[1]", + "mprj_clamp_high[0]", + "mprj_clamp_high[2]", + "mprj_io_analog_en[13]", + "mprj_io_analog_en[9]", + "mprj_io_analog_en[0]", + "mprj_io_analog_en[2]", + "mprj_io_analog_en[4]", + "mprj_io_analog_en[10]", + "mprj_io_analog_en[6]", + "mprj_io_analog_en[12]", + "mprj_io_analog_en[8]", + "mprj_io_analog_en[1]", + "mprj_io_analog_en[3]", + "mprj_io_analog_en[5]", + "mprj_io_analog_en[11]", + "mprj_io_analog_en[7]", + "mprj_io_analog_en[23]", + "mprj_io_analog_en[14]", + "mprj_io_analog_en[24]", + "mprj_io_analog_en[16]", + "mprj_io_analog_en[26]", + "mprj_io_analog_en[18]", + "mprj_io_analog_en[20]", + "mprj_io_analog_en[22]", + "mprj_io_analog_en[15]", + "mprj_io_analog_en[25]", + "mprj_io_analog_en[17]", + "mprj_io_analog_en[19]", + "mprj_io_analog_en[21]", + "flash_clk_core", + "flash_csb_core", + "flash_io0_do_core", + "flash_io1_do_core", + "gpio_out_core", + "mprj_io_out[13]", + "mprj_io_out[9]", + "mprj_io_out[0]", + "mprj_io_out[2]", + "mprj_io_out[4]", + "mprj_io_out[10]", + "mprj_io_out[6]", + "mprj_io_out[12]", + "mprj_io_out[8]", + "mprj_io_out[1]", + "mprj_io_out[3]", + "mprj_io_out[5]", + "mprj_io_out[11]", + "mprj_io_out[7]", + "mprj_io_out[23]", + "mprj_io_out[14]", + "mprj_io_out[24]", + "mprj_io_out[16]", + "mprj_io_out[26]", + "mprj_io_out[18]", + "mprj_io_out[20]", + "mprj_io_out[22]", + "mprj_io_out[15]", + "mprj_io_out[25]", + "mprj_io_out[17]", + "mprj_io_out[19]", + "mprj_io_out[21]", + "vccd", + "vssd", + "vssio", + "mprj_clamp_low[1]", + "mprj_clamp_low[0]", + "mprj_clamp_low[2]", + "w_186552_23367#", + "w_349952_23367#", + "w_295152_23367#", + "w_404752_23367#", + "w_459552_23367#", + "w_514352_23367#", + "w_186552_21253#", + "w_349952_21253#", + "w_295152_21253#", + "w_404752_21253#", + "w_459552_21253#", + "w_514352_21253#", + "w_692355_100152#", + "w_692355_683352#", + "w_692355_728352#", + "w_692355_773352#", + "w_692355_862552#", + "w_692355_145352#", + "w_692355_190352#", + "w_692355_235552#", + "w_692355_280552#", + "w_692355_325552#", + "w_692355_370752#", + "w_692355_547952#", + "w_692355_593152#", + "w_692355_638152#", + "w_694469_100152#", + "w_694469_683352#", + "w_694469_728352#", + "w_694469_773352#", + "w_694469_862552#", + "w_694469_145352#", + "w_694469_190352#", + "w_694469_235552#", + "w_694469_280552#", + "w_694469_325552#", + "w_694469_370752#", + "w_694469_547952#", + "w_694469_593152#", + "w_694469_638152#", + "w_23367_797165#", + "w_23367_280765#", + "w_23367_237565#", + "w_23367_194365#", + "w_23367_753965#", + "w_23367_710765#", + "w_23367_667565#", + "w_23367_624365#", + "w_23367_581165#", + "w_23367_537965#", + "w_23367_410365#", + "w_23367_367165#", + "w_23367_323965#", + "w_21253_797165#", + "w_21253_280765#", + "w_21253_237565#", + "w_21253_194365#", + "w_21253_753965#", + "w_21253_710765#", + "w_21253_667565#", + "w_21253_624365#", + "w_21253_581165#", + "w_21253_537965#", + "w_21253_410365#", + "w_21253_367165#", + "w_21253_323965#", + "flash_clk", + "flash_csb", + "clock", + "flash_io0", + "flash_io1", + "gpio", + "mprj_io[13]", + "mprj_io[9]", + "mprj_io[0]", + "mprj_io[2]", + "mprj_io[4]", + "mprj_io[10]", + "mprj_io[6]", + "mprj_io[12]", + "mprj_io[8]", + "mprj_io[1]", + "mprj_io[3]", + "mprj_io[5]", + "mprj_io[11]", + "mprj_io[7]", + "mprj_io[34]", + "mprj_io[25]", + "mprj_io[35]", + "mprj_io[27]", + "mprj_io[37]", + "mprj_io[29]", + "mprj_io[31]", + "mprj_io[33]", + "mprj_io[26]", + "mprj_io[36]", + "mprj_io[28]", + "mprj_io[30]", + "mprj_io[32]", + "gpio_pad/VSSIO_Q", + "vssa", + "vddio", + "vdda", + "vccd_pad", + "vdda_pad", + "vddio_pad2", + "vddio_pad", + "vssa_pad", + "vssd_pad", + "vssio_pad", + "vssio_pad2", + "mprj_io_in_3v3[13]", + "mprj_io_in_3v3[9]", + "mprj_io_in_3v3[0]", + "mprj_io_in_3v3[2]", + "mprj_io_in_3v3[4]", + "mprj_io_in_3v3[10]", + "mprj_io_in_3v3[6]", + "mprj_io_in_3v3[12]", + "mprj_io_in_3v3[8]", + "mprj_io_in_3v3[1]", + "mprj_io_in_3v3[3]", + "mprj_io_in_3v3[5]", + "mprj_io_in_3v3[11]", + "mprj_io_in_3v3[7]", + "mprj_io_in_3v3[23]", + "mprj_io_in_3v3[14]", + "mprj_io_in_3v3[24]", + "mprj_io_in_3v3[16]", + "mprj_io_in_3v3[26]", + "mprj_io_in_3v3[18]", + "mprj_io_in_3v3[20]", + "mprj_io_in_3v3[22]", + "mprj_io_in_3v3[15]", + "mprj_io_in_3v3[25]", + "mprj_io_in_3v3[17]", + "mprj_io_in_3v3[19]", + "mprj_io_in_3v3[21]", + "mprj_gpio_analog[6]", + "mprj_gpio_analog[2]", + "mprj_gpio_analog[3]", + "mprj_gpio_analog[5]", + "mprj_gpio_analog[1]", + "mprj_gpio_analog[4]", + "mprj_gpio_analog[0]", + "mprj_gpio_analog[16]", + "mprj_gpio_analog[7]", + "mprj_gpio_analog[17]", + "mprj_gpio_analog[9]", + "mprj_gpio_analog[11]", + "mprj_gpio_analog[13]", + "mprj_gpio_analog[15]", + "mprj_gpio_analog[8]", + "mprj_gpio_analog[10]", + "mprj_gpio_analog[12]", + "mprj_gpio_analog[14]", + "mprj_io_analog_sel[13]", + "mprj_io_analog_sel[9]", + "mprj_io_analog_sel[0]", + "mprj_io_analog_sel[2]", + "mprj_io_analog_sel[4]", + "mprj_io_analog_sel[10]", + "mprj_io_analog_sel[6]", + "mprj_io_analog_sel[12]", + "mprj_io_analog_sel[8]", + "mprj_io_analog_sel[1]", + "mprj_io_analog_sel[3]", + "mprj_io_analog_sel[5]", + "mprj_io_analog_sel[11]", + "mprj_io_analog_sel[7]", + "mprj_io_analog_sel[23]", + "mprj_io_analog_sel[14]", + "mprj_io_analog_sel[24]", + "mprj_io_analog_sel[16]", + "mprj_io_analog_sel[26]", + "mprj_io_analog_sel[18]", + "mprj_io_analog_sel[20]", + "mprj_io_analog_sel[22]", + "mprj_io_analog_sel[15]", + "mprj_io_analog_sel[25]", + "mprj_io_analog_sel[17]", + "mprj_io_analog_sel[19]", + "mprj_io_analog_sel[21]", + "mprj_io_analog_pol[13]", + "mprj_io_analog_pol[9]", + "mprj_io_analog_pol[0]", + "mprj_io_analog_pol[2]", + "mprj_io_analog_pol[4]", + "mprj_io_analog_pol[10]", + "mprj_io_analog_pol[6]", + "mprj_io_analog_pol[12]", + "mprj_io_analog_pol[8]", + "mprj_io_analog_pol[1]", + "mprj_io_analog_pol[3]", + "mprj_io_analog_pol[5]", + "mprj_io_analog_pol[11]", + "mprj_io_analog_pol[7]", + "mprj_io_analog_pol[23]", + "mprj_io_analog_pol[14]", + "mprj_io_analog_pol[24]", + "mprj_io_analog_pol[16]", + "mprj_io_analog_pol[26]", + "mprj_io_analog_pol[18]", + "mprj_io_analog_pol[20]", + "mprj_io_analog_pol[22]", + "mprj_io_analog_pol[15]", + "mprj_io_analog_pol[25]", + "mprj_io_analog_pol[17]", + "mprj_io_analog_pol[19]", + "mprj_io_analog_pol[21]", + "vdda1_pad2", + "vdda1_pad", + "vssa1_pad", + "vssa1_pad2", + "mprj_io[15]", + "mprj_analog[1]", + "mprj_io[17]", + "mprj_analog[3]", + "mprj_io[22]", + "mprj_analog[8]", + "mprj_io[24]", + "mprj_analog[10]", + "mprj_io[16]", + "mprj_analog[2]", + "mprj_io[14]", + "mprj_analog[0]", + "mprj_io[21]", + "mprj_analog[7]", + "mprj_io[23]", + "mprj_analog[9]", + "mprj_io[19]", + "mprj_io[18]", + "mprj_io[20]", + "vccd1_pad", + "vccd2_pad", + "vdda2_pad", + "vssa2_pad", + "vssd2_pad", + "vssd1_pad", + "mprj_gpio_noesd[6]", + "mprj_gpio_noesd[2]", + "mprj_gpio_noesd[3]", + "mprj_gpio_noesd[5]", + "mprj_gpio_noesd[1]", + "mprj_gpio_noesd[4]", + "mprj_gpio_noesd[0]", + "mprj_gpio_noesd[16]", + "mprj_gpio_noesd[7]", + "mprj_gpio_noesd[17]", + "mprj_gpio_noesd[9]", + "mprj_gpio_noesd[11]", + "mprj_gpio_noesd[13]", + "mprj_gpio_noesd[15]", + "mprj_gpio_noesd[8]", + "mprj_gpio_noesd[10]", + "mprj_gpio_noesd[12]", + "mprj_gpio_noesd[14]", + "flash_io0_di_core", + "flash_io1_di_core", + "gpio_in_core", + "mprj_io_in[13]", + "mprj_io_in[9]", + "mprj_io_in[0]", + "mprj_io_in[2]", + "mprj_io_in[4]", + "mprj_io_in[10]", + "mprj_io_in[6]", + "mprj_io_in[12]", + "mprj_io_in[8]", + "mprj_io_in[1]", + "mprj_io_in[3]", + "mprj_io_in[5]", + "mprj_io_in[11]", + "mprj_io_in[7]", + "mprj_io_in[23]", + "mprj_io_in[14]", + "mprj_io_in[24]", + "mprj_io_in[16]", + "mprj_io_in[26]", + "mprj_io_in[18]", + "mprj_io_in[20]", + "mprj_io_in[22]", + "mprj_io_in[15]", + "mprj_io_in[25]", + "mprj_io_in[17]", + "mprj_io_in[19]", + "mprj_io_in[21]", + "clock_core", + "flash_clk_oeb_core", + "flash_csb_oeb_core", + "gpio_outenb_core", + "mprj_io_oeb[13]", + "mprj_io_oeb[9]", + "mprj_io_oeb[0]", + "mprj_io_oeb[2]", + "mprj_io_oeb[4]", + "mprj_io_oeb[10]", + "mprj_io_oeb[6]", + "mprj_io_oeb[12]", + "mprj_io_oeb[8]", + "mprj_io_oeb[1]", + "mprj_io_oeb[3]", + "mprj_io_oeb[5]", + "mprj_io_oeb[11]", + "mprj_io_oeb[7]", + "mprj_io_oeb[23]", + "mprj_io_oeb[14]", + "mprj_io_oeb[24]", + "mprj_io_oeb[16]", + "mprj_io_oeb[26]", + "mprj_io_oeb[18]", + "mprj_io_oeb[20]", + "mprj_io_oeb[22]", + "mprj_io_oeb[15]", + "mprj_io_oeb[25]", + "mprj_io_oeb[17]", + "mprj_io_oeb[19]", + "mprj_io_oeb[21]", + "mprj_io_holdover[13]", + "mprj_io_holdover[9]", + "mprj_io_holdover[0]", + "mprj_io_holdover[2]", + "mprj_io_holdover[4]", + "mprj_io_holdover[10]", + "mprj_io_holdover[6]", + "mprj_io_holdover[12]", + "mprj_io_holdover[8]", + "mprj_io_holdover[1]", + "mprj_io_holdover[3]", + "mprj_io_holdover[5]", + "mprj_io_holdover[11]", + "mprj_io_holdover[7]", + "mprj_io_holdover[23]", + "mprj_io_holdover[14]", + "mprj_io_holdover[24]", + "mprj_io_holdover[16]", + "mprj_io_holdover[26]", + "mprj_io_holdover[18]", + "mprj_io_holdover[20]", + "mprj_io_holdover[22]", + "mprj_io_holdover[15]", + "mprj_io_holdover[25]", + "mprj_io_holdover[17]", + "mprj_io_holdover[19]", + "mprj_io_holdover[21]", + "mprj_io_dm[40]", + "mprj_io_dm[28]", + "mprj_io_dm[1]", + "mprj_io_dm[7]", + "mprj_io_dm[13]", + "mprj_io_dm[31]", + "mprj_io_dm[19]", + "mprj_io_dm[37]", + "mprj_io_dm[25]", + "mprj_io_dm[4]", + "mprj_io_dm[10]", + "mprj_io_dm[16]", + "mprj_io_dm[34]", + "mprj_io_dm[22]", + "mprj_io_dm[70]", + "mprj_io_dm[43]", + "mprj_io_dm[73]", + "mprj_io_dm[49]", + "mprj_io_dm[79]", + "mprj_io_dm[55]", + "mprj_io_dm[61]", + "mprj_io_dm[67]", + "mprj_io_dm[46]", + "mprj_io_dm[76]", + "mprj_io_dm[52]", + "mprj_io_dm[58]", + "mprj_io_dm[64]", + "gpio_mode0_core", + "mprj_io_dm[39]", + "mprj_io_dm[27]", + "mprj_io_dm[0]", + "mprj_io_dm[6]", + "mprj_io_dm[12]", + "mprj_io_dm[30]", + "mprj_io_dm[18]", + "mprj_io_dm[36]", + "mprj_io_dm[24]", + "mprj_io_dm[3]", + "mprj_io_dm[9]", + "mprj_io_dm[15]", + "mprj_io_dm[33]", + "mprj_io_dm[21]", + "mprj_io_dm[69]", + "mprj_io_dm[42]", + "mprj_io_dm[72]", + "mprj_io_dm[48]", + "mprj_io_dm[78]", + "mprj_io_dm[54]", + "mprj_io_dm[60]", + "mprj_io_dm[66]", + "mprj_io_dm[45]", + "mprj_io_dm[75]", + "mprj_io_dm[51]", + "mprj_io_dm[57]", + "mprj_io_dm[63]", + "mprj_io_dm[41]", + "mprj_io_dm[29]", + "mprj_io_dm[2]", + "mprj_io_dm[8]", + "mprj_io_dm[14]", + "mprj_io_dm[32]", + "mprj_io_dm[20]", + "mprj_io_dm[38]", + "mprj_io_dm[26]", + "mprj_io_dm[5]", + "mprj_io_dm[11]", + "mprj_io_dm[17]", + "mprj_io_dm[35]", + "mprj_io_dm[23]", + "mprj_io_dm[71]", + "mprj_io_dm[44]", + "mprj_io_dm[74]", + "mprj_io_dm[50]", + "mprj_io_dm[80]", + "mprj_io_dm[56]", + "mprj_io_dm[62]", + "mprj_io_dm[68]", + "mprj_io_dm[47]", + "mprj_io_dm[77]", + "mprj_io_dm[53]", + "mprj_io_dm[59]", + "mprj_io_dm[65]", + "mprj_io_slow_sel[13]", + "mprj_io_slow_sel[9]", + "mprj_io_slow_sel[0]", + "mprj_io_slow_sel[2]", + "mprj_io_slow_sel[4]", + "mprj_io_slow_sel[10]", + "mprj_io_slow_sel[6]", + "mprj_io_slow_sel[12]", + "mprj_io_slow_sel[8]", + "mprj_io_slow_sel[1]", + "mprj_io_slow_sel[3]", + "mprj_io_slow_sel[5]", + "mprj_io_slow_sel[11]", + "mprj_io_slow_sel[7]", + "mprj_io_slow_sel[23]", + "mprj_io_slow_sel[14]", + "mprj_io_slow_sel[24]", + "mprj_io_slow_sel[16]", + "mprj_io_slow_sel[26]", + "mprj_io_slow_sel[18]", + "mprj_io_slow_sel[20]", + "mprj_io_slow_sel[22]", + "mprj_io_slow_sel[15]", + "mprj_io_slow_sel[25]", + "mprj_io_slow_sel[17]", + "mprj_io_slow_sel[19]", + "mprj_io_slow_sel[21]", + "mprj_io_vtrip_sel[13]", + "mprj_io_vtrip_sel[9]", + "mprj_io_vtrip_sel[0]", + "mprj_io_vtrip_sel[2]", + "mprj_io_vtrip_sel[4]", + "mprj_io_vtrip_sel[10]", + "mprj_io_vtrip_sel[6]", + "mprj_io_vtrip_sel[12]", + "mprj_io_vtrip_sel[8]", + "mprj_io_vtrip_sel[1]", + "mprj_io_vtrip_sel[3]", + "mprj_io_vtrip_sel[5]", + "mprj_io_vtrip_sel[11]", + "mprj_io_vtrip_sel[7]", + "mprj_io_vtrip_sel[23]", + "mprj_io_vtrip_sel[14]", + "mprj_io_vtrip_sel[24]", + "mprj_io_vtrip_sel[16]", + "mprj_io_vtrip_sel[26]", + "mprj_io_vtrip_sel[18]", + "mprj_io_vtrip_sel[20]", + "mprj_io_vtrip_sel[22]", + "mprj_io_vtrip_sel[15]", + "mprj_io_vtrip_sel[25]", + "mprj_io_vtrip_sel[17]", + "mprj_io_vtrip_sel[19]", + "mprj_io_vtrip_sel[21]", + "mprj_io_ib_mode_sel[13]", + "mprj_io_ib_mode_sel[9]", + "mprj_io_ib_mode_sel[0]", + "mprj_io_ib_mode_sel[2]", + "mprj_io_ib_mode_sel[4]", + "mprj_io_ib_mode_sel[10]", + "mprj_io_ib_mode_sel[6]", + "mprj_io_ib_mode_sel[12]", + "mprj_io_ib_mode_sel[8]", + "mprj_io_ib_mode_sel[1]", + "mprj_io_ib_mode_sel[3]", + "mprj_io_ib_mode_sel[5]", + "mprj_io_ib_mode_sel[11]", + "mprj_io_ib_mode_sel[7]", + "mprj_io_ib_mode_sel[23]", + "mprj_io_ib_mode_sel[14]", + "mprj_io_ib_mode_sel[24]", + "mprj_io_ib_mode_sel[16]", + "mprj_io_ib_mode_sel[26]", + "mprj_io_ib_mode_sel[18]", + "mprj_io_ib_mode_sel[20]", + "mprj_io_ib_mode_sel[22]", + "mprj_io_ib_mode_sel[15]", + "mprj_io_ib_mode_sel[25]", + "mprj_io_ib_mode_sel[17]", + "mprj_io_ib_mode_sel[19]", + "mprj_io_ib_mode_sel[21]", + "por", + "gpio_inenb_core", + "mprj_io_inp_dis[13]", + "mprj_io_inp_dis[9]", + "mprj_io_inp_dis[0]", + "mprj_io_inp_dis[2]", + "mprj_io_inp_dis[4]", + "mprj_io_inp_dis[10]", + "mprj_io_inp_dis[6]", + "mprj_io_inp_dis[12]", + "mprj_io_inp_dis[8]", + "mprj_io_inp_dis[1]", + "mprj_io_inp_dis[3]", + "mprj_io_inp_dis[5]", + "mprj_io_inp_dis[11]", + "mprj_io_inp_dis[7]", + "mprj_io_inp_dis[23]", + "mprj_io_inp_dis[14]", + "mprj_io_inp_dis[24]", + "mprj_io_inp_dis[16]", + "mprj_io_inp_dis[26]", + "mprj_io_inp_dis[18]", + "mprj_io_inp_dis[20]", + "mprj_io_inp_dis[22]", + "mprj_io_inp_dis[15]", + "mprj_io_inp_dis[25]", + "mprj_io_inp_dis[17]", + "mprj_io_inp_dis[19]", + "mprj_io_inp_dis[21]", + "xresloop", + "resetb_core_h", + "mprj_analog[5]", + "mprj_analog[4]", + "mprj_analog[6]", + "flash_io0_ieb_core", + "flash_io1_ieb_core", + "w_189869_23367#", + "w_353269_23367#", + "w_298469_23367#", + "w_408069_23367#", + "w_462869_23367#", + "w_517669_23367#", + "w_189869_21253#", + "w_353269_21253#", + "w_298469_21253#", + "w_408069_21253#", + "w_462869_21253#", + "w_517669_21253#", + "w_692253_865870#", + "w_692253_641470#", + "w_692253_103470#", + "w_692253_193670#", + "w_692253_283870#", + "w_692253_686670#", + "w_692253_374070#", + "w_692253_776670#", + "w_692253_596470#", + "w_692253_148670#", + "w_692253_238870#", + "w_692253_328870#", + "w_692253_731670#", + "w_692253_551270#", + "w_694469_865869#", + "w_694469_641469#", + "w_694469_103469#", + "w_694469_193669#", + "w_694469_283869#", + "w_694469_686669#", + "w_694469_374069#", + "w_694469_776669#", + "w_694469_596469#", + "w_694469_148669#", + "w_694469_238869#", + "w_694469_328869#", + "w_694469_731669#", + "w_694469_551269#", + "w_23367_320874#", + "w_23367_794074#", + "w_23367_277674#", + "w_23367_707674#", + "w_23367_191274#", + "w_23367_621274#", + "w_23367_534874#", + "w_23367_364074#", + "w_23367_750874#", + "w_23367_234474#", + "w_23367_664474#", + "w_23367_578074#", + "w_23367_407274#", + "w_21151_320874#", + "w_21151_794074#", + "w_21151_277674#", + "w_21151_707674#", + "w_21151_191274#", + "w_21151_621274#", + "w_21151_534874#", + "w_21151_364074#", + "w_21151_750874#", + "w_21151_234474#", + "w_21151_664474#", + "w_21151_578074#", + "w_21151_407274#", + "porb_h" + ], [ + "vssd2", + "vssd1", + "resetb", + "vccd2", + "vccd1", + "vssa1", + "vdda1", + "(no matching pin)", + "vssa2", + "vdda2", + "flash_io0_oeb_core", + "flash_io1_oeb_core", + "gpio_mode1_core", + "mprj_io_one[13]", + "mprj_io_one[9]", + "mprj_io_one[0]", + "mprj_io_one[2]", + "mprj_io_one[4]", + "mprj_io_one[10]", + "mprj_io_one[6]", + "mprj_io_one[12]", + "mprj_io_one[8]", + "mprj_io_one[1]", + "mprj_io_one[3]", + "mprj_io_one[5]", + "mprj_io_one[11]", + "mprj_io_one[7]", + "mprj_io_one[23]", + "mprj_io_one[14]", + "mprj_io_one[24]", + "mprj_io_one[16]", + "mprj_io_one[26]", + "mprj_io_one[18]", + "mprj_io_one[20]", + "mprj_io_one[22]", + "mprj_io_one[15]", + "mprj_io_one[25]", + "mprj_io_one[17]", + "mprj_io_one[19]", + "mprj_io_one[21]", + "mprj_clamp_high[1]", + "mprj_clamp_high[0]", + "mprj_clamp_high[2]", + "mprj_io_analog_en[13]", + "mprj_io_analog_en[9]", + "mprj_io_analog_en[0]", + "mprj_io_analog_en[2]", + "mprj_io_analog_en[4]", + "mprj_io_analog_en[10]", + "mprj_io_analog_en[6]", + "mprj_io_analog_en[12]", + "mprj_io_analog_en[8]", + "mprj_io_analog_en[1]", + "mprj_io_analog_en[3]", + "mprj_io_analog_en[5]", + "mprj_io_analog_en[11]", + "mprj_io_analog_en[7]", + "mprj_io_analog_en[23]", + "mprj_io_analog_en[14]", + "mprj_io_analog_en[24]", + "mprj_io_analog_en[16]", + "mprj_io_analog_en[26]", + "mprj_io_analog_en[18]", + "mprj_io_analog_en[20]", + "mprj_io_analog_en[22]", + "mprj_io_analog_en[15]", + "mprj_io_analog_en[25]", + "mprj_io_analog_en[17]", + "mprj_io_analog_en[19]", + "mprj_io_analog_en[21]", + "flash_clk_core", + "flash_csb_core", + "flash_io0_do_core", + "flash_io1_do_core", + "gpio_out_core", + "mprj_io_out[13]", + "mprj_io_out[9]", + "mprj_io_out[0]", + "mprj_io_out[2]", + "mprj_io_out[4]", + "mprj_io_out[10]", + "mprj_io_out[6]", + "mprj_io_out[12]", + "mprj_io_out[8]", + "mprj_io_out[1]", + "mprj_io_out[3]", + "mprj_io_out[5]", + "mprj_io_out[11]", + "mprj_io_out[7]", + "mprj_io_out[23]", + "mprj_io_out[14]", + "mprj_io_out[24]", + "mprj_io_out[16]", + "mprj_io_out[26]", + "mprj_io_out[18]", + "mprj_io_out[20]", + "mprj_io_out[22]", + "mprj_io_out[15]", + "mprj_io_out[25]", + "mprj_io_out[17]", + "mprj_io_out[19]", + "mprj_io_out[21]", + "vccd", + "vssd", + "vssio", + "mprj_clamp_low[1]", + "mprj_clamp_low[0]", + "mprj_clamp_low[2]", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "flash_clk", + "flash_csb", + "clock", + "flash_io0", + "flash_io1", + "gpio", + "mprj_io[13]", + "mprj_io[9]", + "mprj_io[0]", + "mprj_io[2]", + "mprj_io[4]", + "mprj_io[10]", + "mprj_io[6]", + "mprj_io[12]", + "mprj_io[8]", + "mprj_io[1]", + "mprj_io[3]", + "mprj_io[5]", + "mprj_io[11]", + "mprj_io[7]", + "mprj_io[34]", + "mprj_io[25]", + "mprj_io[35]", + "mprj_io[27]", + "mprj_io[37]", + "mprj_io[29]", + "mprj_io[31]", + "mprj_io[33]", + "mprj_io[26]", + "mprj_io[36]", + "mprj_io[28]", + "mprj_io[30]", + "mprj_io[32]", + "(no matching pin)", + "vssa", + "vddio", + "vdda", + "vccd_pad", + "vdda_pad", + "vddio_pad2", + "vddio_pad", + "vssa_pad", + "vssd_pad", + "vssio_pad", + "vssio_pad2", + "mprj_io_in_3v3[13]", + "mprj_io_in_3v3[9]", + "mprj_io_in_3v3[0]", + "mprj_io_in_3v3[2]", + "mprj_io_in_3v3[4]", + "mprj_io_in_3v3[10]", + "mprj_io_in_3v3[6]", + "mprj_io_in_3v3[12]", + "mprj_io_in_3v3[8]", + "mprj_io_in_3v3[1]", + "mprj_io_in_3v3[3]", + "mprj_io_in_3v3[5]", + "mprj_io_in_3v3[11]", + "mprj_io_in_3v3[7]", + "mprj_io_in_3v3[23]", + "mprj_io_in_3v3[14]", + "mprj_io_in_3v3[24]", + "mprj_io_in_3v3[16]", + "mprj_io_in_3v3[26]", + "mprj_io_in_3v3[18]", + "mprj_io_in_3v3[20]", + "mprj_io_in_3v3[22]", + "mprj_io_in_3v3[15]", + "mprj_io_in_3v3[25]", + "mprj_io_in_3v3[17]", + "mprj_io_in_3v3[19]", + "mprj_io_in_3v3[21]", + "mprj_gpio_analog[6]", + "mprj_gpio_analog[2]", + "mprj_gpio_analog[3]", + "mprj_gpio_analog[5]", + "mprj_gpio_analog[1]", + "mprj_gpio_analog[4]", + "mprj_gpio_analog[0]", + "mprj_gpio_analog[16]", + "mprj_gpio_analog[7]", + "mprj_gpio_analog[17]", + "mprj_gpio_analog[9]", + "mprj_gpio_analog[11]", + "mprj_gpio_analog[13]", + "mprj_gpio_analog[15]", + "mprj_gpio_analog[8]", + "mprj_gpio_analog[10]", + "mprj_gpio_analog[12]", + "mprj_gpio_analog[14]", + "mprj_io_analog_sel[13]", + "mprj_io_analog_sel[9]", + "mprj_io_analog_sel[0]", + "mprj_io_analog_sel[2]", + "mprj_io_analog_sel[4]", + "mprj_io_analog_sel[10]", + "mprj_io_analog_sel[6]", + "mprj_io_analog_sel[12]", + "mprj_io_analog_sel[8]", + "mprj_io_analog_sel[1]", + "mprj_io_analog_sel[3]", + "mprj_io_analog_sel[5]", + "mprj_io_analog_sel[11]", + "mprj_io_analog_sel[7]", + "mprj_io_analog_sel[23]", + "mprj_io_analog_sel[14]", + "mprj_io_analog_sel[24]", + "mprj_io_analog_sel[16]", + "mprj_io_analog_sel[26]", + "mprj_io_analog_sel[18]", + "mprj_io_analog_sel[20]", + "mprj_io_analog_sel[22]", + "mprj_io_analog_sel[15]", + "mprj_io_analog_sel[25]", + "mprj_io_analog_sel[17]", + "mprj_io_analog_sel[19]", + "mprj_io_analog_sel[21]", + "mprj_io_analog_pol[13]", + "mprj_io_analog_pol[9]", + "mprj_io_analog_pol[0]", + "mprj_io_analog_pol[2]", + "mprj_io_analog_pol[4]", + "mprj_io_analog_pol[10]", + "mprj_io_analog_pol[6]", + "mprj_io_analog_pol[12]", + "mprj_io_analog_pol[8]", + "mprj_io_analog_pol[1]", + "mprj_io_analog_pol[3]", + "mprj_io_analog_pol[5]", + "mprj_io_analog_pol[11]", + "mprj_io_analog_pol[7]", + "mprj_io_analog_pol[23]", + "mprj_io_analog_pol[14]", + "mprj_io_analog_pol[24]", + "mprj_io_analog_pol[16]", + "mprj_io_analog_pol[26]", + "mprj_io_analog_pol[18]", + "mprj_io_analog_pol[20]", + "mprj_io_analog_pol[22]", + "mprj_io_analog_pol[15]", + "mprj_io_analog_pol[25]", + "mprj_io_analog_pol[17]", + "mprj_io_analog_pol[19]", + "mprj_io_analog_pol[21]", + "vdda1_pad2", + "vdda1_pad", + "vssa1_pad", + "vssa1_pad2", + "mprj_io[15]", + "mprj_analog[1]", + "mprj_io[17]", + "mprj_analog[3]", + "mprj_io[22]", + "mprj_analog[8]", + "mprj_io[24]", + "mprj_analog[10]", + "mprj_io[16]", + "mprj_analog[2]", + "mprj_io[14]", + "mprj_analog[0]", + "mprj_io[21]", + "mprj_analog[7]", + "mprj_io[23]", + "mprj_analog[9]", + "mprj_io[19]", + "mprj_io[18]", + "mprj_io[20]", + "vccd1_pad", + "vccd2_pad", + "vdda2_pad", + "vssa2_pad", + "vssd2_pad", + "vssd1_pad", + "mprj_gpio_noesd[6]", + "mprj_gpio_noesd[2]", + "mprj_gpio_noesd[3]", + "mprj_gpio_noesd[5]", + "mprj_gpio_noesd[1]", + "mprj_gpio_noesd[4]", + "mprj_gpio_noesd[0]", + "mprj_gpio_noesd[16]", + "mprj_gpio_noesd[7]", + "mprj_gpio_noesd[17]", + "mprj_gpio_noesd[9]", + "mprj_gpio_noesd[11]", + "mprj_gpio_noesd[13]", + "mprj_gpio_noesd[15]", + "mprj_gpio_noesd[8]", + "mprj_gpio_noesd[10]", + "mprj_gpio_noesd[12]", + "mprj_gpio_noesd[14]", + "flash_io0_di_core", + "flash_io1_di_core", + "gpio_in_core", + "mprj_io_in[13]", + "mprj_io_in[9]", + "mprj_io_in[0]", + "mprj_io_in[2]", + "mprj_io_in[4]", + "mprj_io_in[10]", + "mprj_io_in[6]", + "mprj_io_in[12]", + "mprj_io_in[8]", + "mprj_io_in[1]", + "mprj_io_in[3]", + "mprj_io_in[5]", + "mprj_io_in[11]", + "mprj_io_in[7]", + "mprj_io_in[23]", + "mprj_io_in[14]", + "mprj_io_in[24]", + "mprj_io_in[16]", + "mprj_io_in[26]", + "mprj_io_in[18]", + "mprj_io_in[20]", + "mprj_io_in[22]", + "mprj_io_in[15]", + "mprj_io_in[25]", + "mprj_io_in[17]", + "mprj_io_in[19]", + "mprj_io_in[21]", + "clock_core", + "flash_clk_oeb_core", + "flash_csb_oeb_core", + "gpio_outenb_core", + "mprj_io_oeb[13]", + "mprj_io_oeb[9]", + "mprj_io_oeb[0]", + "mprj_io_oeb[2]", + "mprj_io_oeb[4]", + "mprj_io_oeb[10]", + "mprj_io_oeb[6]", + "mprj_io_oeb[12]", + "mprj_io_oeb[8]", + "mprj_io_oeb[1]", + "mprj_io_oeb[3]", + "mprj_io_oeb[5]", + "mprj_io_oeb[11]", + "mprj_io_oeb[7]", + "mprj_io_oeb[23]", + "mprj_io_oeb[14]", + "mprj_io_oeb[24]", + "mprj_io_oeb[16]", + "mprj_io_oeb[26]", + "mprj_io_oeb[18]", + "mprj_io_oeb[20]", + "mprj_io_oeb[22]", + "mprj_io_oeb[15]", + "mprj_io_oeb[25]", + "mprj_io_oeb[17]", + "mprj_io_oeb[19]", + "mprj_io_oeb[21]", + "mprj_io_holdover[13]", + "mprj_io_holdover[9]", + "mprj_io_holdover[0]", + "mprj_io_holdover[2]", + "mprj_io_holdover[4]", + "mprj_io_holdover[10]", + "mprj_io_holdover[6]", + "mprj_io_holdover[12]", + "mprj_io_holdover[8]", + "mprj_io_holdover[1]", + "mprj_io_holdover[3]", + "mprj_io_holdover[5]", + "mprj_io_holdover[11]", + "mprj_io_holdover[7]", + "mprj_io_holdover[23]", + "mprj_io_holdover[14]", + "mprj_io_holdover[24]", + "mprj_io_holdover[16]", + "mprj_io_holdover[26]", + "mprj_io_holdover[18]", + "mprj_io_holdover[20]", + "mprj_io_holdover[22]", + "mprj_io_holdover[15]", + "mprj_io_holdover[25]", + "mprj_io_holdover[17]", + "mprj_io_holdover[19]", + "mprj_io_holdover[21]", + "mprj_io_dm[40]", + "mprj_io_dm[28]", + "mprj_io_dm[1]", + "mprj_io_dm[7]", + "mprj_io_dm[13]", + "mprj_io_dm[31]", + "mprj_io_dm[19]", + "mprj_io_dm[37]", + "mprj_io_dm[25]", + "mprj_io_dm[4]", + "mprj_io_dm[10]", + "mprj_io_dm[16]", + "mprj_io_dm[34]", + "mprj_io_dm[22]", + "mprj_io_dm[70]", + "mprj_io_dm[43]", + "mprj_io_dm[73]", + "mprj_io_dm[49]", + "mprj_io_dm[79]", + "mprj_io_dm[55]", + "mprj_io_dm[61]", + "mprj_io_dm[67]", + "mprj_io_dm[46]", + "mprj_io_dm[76]", + "mprj_io_dm[52]", + "mprj_io_dm[58]", + "mprj_io_dm[64]", + "gpio_mode0_core", + "mprj_io_dm[39]", + "mprj_io_dm[27]", + "mprj_io_dm[0]", + "mprj_io_dm[6]", + "mprj_io_dm[12]", + "mprj_io_dm[30]", + "mprj_io_dm[18]", + "mprj_io_dm[36]", + "mprj_io_dm[24]", + "mprj_io_dm[3]", + "mprj_io_dm[9]", + "mprj_io_dm[15]", + "mprj_io_dm[33]", + "mprj_io_dm[21]", + "mprj_io_dm[69]", + "mprj_io_dm[42]", + "mprj_io_dm[72]", + "mprj_io_dm[48]", + "mprj_io_dm[78]", + "mprj_io_dm[54]", + "mprj_io_dm[60]", + "mprj_io_dm[66]", + "mprj_io_dm[45]", + "mprj_io_dm[75]", + "mprj_io_dm[51]", + "mprj_io_dm[57]", + "mprj_io_dm[63]", + "mprj_io_dm[41]", + "mprj_io_dm[29]", + "mprj_io_dm[2]", + "mprj_io_dm[8]", + "mprj_io_dm[14]", + "mprj_io_dm[32]", + "mprj_io_dm[20]", + "mprj_io_dm[38]", + "mprj_io_dm[26]", + "mprj_io_dm[5]", + "mprj_io_dm[11]", + "mprj_io_dm[17]", + "mprj_io_dm[35]", + "mprj_io_dm[23]", + "mprj_io_dm[71]", + "mprj_io_dm[44]", + "mprj_io_dm[74]", + "mprj_io_dm[50]", + "mprj_io_dm[80]", + "mprj_io_dm[56]", + "mprj_io_dm[62]", + "mprj_io_dm[68]", + "mprj_io_dm[47]", + "mprj_io_dm[77]", + "mprj_io_dm[53]", + "mprj_io_dm[59]", + "mprj_io_dm[65]", + "mprj_io_slow_sel[13]", + "mprj_io_slow_sel[9]", + "mprj_io_slow_sel[0]", + "mprj_io_slow_sel[2]", + "mprj_io_slow_sel[4]", + "mprj_io_slow_sel[10]", + "mprj_io_slow_sel[6]", + "mprj_io_slow_sel[12]", + "mprj_io_slow_sel[8]", + "mprj_io_slow_sel[1]", + "mprj_io_slow_sel[3]", + "mprj_io_slow_sel[5]", + "mprj_io_slow_sel[11]", + "mprj_io_slow_sel[7]", + "mprj_io_slow_sel[23]", + "mprj_io_slow_sel[14]", + "mprj_io_slow_sel[24]", + "mprj_io_slow_sel[16]", + "mprj_io_slow_sel[26]", + "mprj_io_slow_sel[18]", + "mprj_io_slow_sel[20]", + "mprj_io_slow_sel[22]", + "mprj_io_slow_sel[15]", + "mprj_io_slow_sel[25]", + "mprj_io_slow_sel[17]", + "mprj_io_slow_sel[19]", + "mprj_io_slow_sel[21]", + "mprj_io_vtrip_sel[13]", + "mprj_io_vtrip_sel[9]", + "mprj_io_vtrip_sel[0]", + "mprj_io_vtrip_sel[2]", + "mprj_io_vtrip_sel[4]", + "mprj_io_vtrip_sel[10]", + "mprj_io_vtrip_sel[6]", + "mprj_io_vtrip_sel[12]", + "mprj_io_vtrip_sel[8]", + "mprj_io_vtrip_sel[1]", + "mprj_io_vtrip_sel[3]", + "mprj_io_vtrip_sel[5]", + "mprj_io_vtrip_sel[11]", + "mprj_io_vtrip_sel[7]", + "mprj_io_vtrip_sel[23]", + "mprj_io_vtrip_sel[14]", + "mprj_io_vtrip_sel[24]", + "mprj_io_vtrip_sel[16]", + "mprj_io_vtrip_sel[26]", + "mprj_io_vtrip_sel[18]", + "mprj_io_vtrip_sel[20]", + "mprj_io_vtrip_sel[22]", + "mprj_io_vtrip_sel[15]", + "mprj_io_vtrip_sel[25]", + "mprj_io_vtrip_sel[17]", + "mprj_io_vtrip_sel[19]", + "mprj_io_vtrip_sel[21]", + "mprj_io_ib_mode_sel[13]", + "mprj_io_ib_mode_sel[9]", + "mprj_io_ib_mode_sel[0]", + "mprj_io_ib_mode_sel[2]", + "mprj_io_ib_mode_sel[4]", + "mprj_io_ib_mode_sel[10]", + "mprj_io_ib_mode_sel[6]", + "mprj_io_ib_mode_sel[12]", + "mprj_io_ib_mode_sel[8]", + "mprj_io_ib_mode_sel[1]", + "mprj_io_ib_mode_sel[3]", + "mprj_io_ib_mode_sel[5]", + "mprj_io_ib_mode_sel[11]", + "mprj_io_ib_mode_sel[7]", + "mprj_io_ib_mode_sel[23]", + "mprj_io_ib_mode_sel[14]", + "mprj_io_ib_mode_sel[24]", + "mprj_io_ib_mode_sel[16]", + "mprj_io_ib_mode_sel[26]", + "mprj_io_ib_mode_sel[18]", + "mprj_io_ib_mode_sel[20]", + "mprj_io_ib_mode_sel[22]", + "mprj_io_ib_mode_sel[15]", + "mprj_io_ib_mode_sel[25]", + "mprj_io_ib_mode_sel[17]", + "mprj_io_ib_mode_sel[19]", + "mprj_io_ib_mode_sel[21]", + "por", + "gpio_inenb_core", + "mprj_io_inp_dis[13]", + "mprj_io_inp_dis[9]", + "mprj_io_inp_dis[0]", + "mprj_io_inp_dis[2]", + "mprj_io_inp_dis[4]", + "mprj_io_inp_dis[10]", + "mprj_io_inp_dis[6]", + "mprj_io_inp_dis[12]", + "mprj_io_inp_dis[8]", + "mprj_io_inp_dis[1]", + "mprj_io_inp_dis[3]", + "mprj_io_inp_dis[5]", + "mprj_io_inp_dis[11]", + "mprj_io_inp_dis[7]", + "mprj_io_inp_dis[23]", + "mprj_io_inp_dis[14]", + "mprj_io_inp_dis[24]", + "mprj_io_inp_dis[16]", + "mprj_io_inp_dis[26]", + "mprj_io_inp_dis[18]", + "mprj_io_inp_dis[20]", + "mprj_io_inp_dis[22]", + "mprj_io_inp_dis[15]", + "mprj_io_inp_dis[25]", + "mprj_io_inp_dis[17]", + "mprj_io_inp_dis[19]", + "mprj_io_inp_dis[21]", + "(no matching pin)", + "resetb_core_h", + "mprj_analog[5]", + "mprj_analog[4]", + "mprj_analog[6]", + "flash_io0_ieb_core", + "flash_io1_ieb_core", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "porb_h" + ] + ] + }, + { + "name": [ + "mgmt_core_wrapper", + "mgmt_core_wrapper" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 114718], + ["sky130_fd_pr__nfet_01v8", 114812], + ["sky130_fd_pr__diode_pw2nd_05v5", 8642], + ["I9_sky130_fd_sc_hd__a211oi_2", 11], + ["I9_sky130_fd_sc_hd__dfxtp_2", 825], + ["I9_sky130_fd_sc_hd__or4b_4", 35], + ["I9_sky130_fd_sc_hd__a211oi_4", 6], + ["I9_sky130_fd_sc_hd__dfxtp_4", 420], + ["I9_sky130_fd_sc_hd__or3b_1", 156], + ["I9_sky130_fd_sc_hd__a311oi_4", 29], + ["I9_sky130_fd_sc_hd__mux4_1", 76], + ["I9_sky130_fd_sc_hd__or4b_1", 168], + ["I9_sky130_fd_sc_hd__a211oi_1", 42], + ["I9_sky130_fd_sc_hd__clkinv_16", 6], + ["I9_sky130_fd_sc_hd__or4b_2", 21], + ["I9_sky130_fd_sc_hd__or4bb_1", 9], + ["I9_sky130_fd_sc_hd__a221oi_4", 17], + ["I9_sky130_fd_sc_hd__or2_1", 204], + ["I9_sky130_fd_sc_hd__o211ai_1", 17], + ["I9_sky130_fd_sc_hd__a311oi_1", 29], + ["I9_sky130_fd_sc_hd__or4bb_4", 10], + ["I9_sky130_fd_sc_hd__a2bb2o_4", 5], + ["I9_sky130_fd_sc_hd__mux4_2", 18], + ["I9_sky130_fd_sc_hd__nand4_4", 18], + ["I9_sky130_fd_sc_hd__a31o_4", 17], + ["I9_sky130_fd_sc_hd__and4_4", 32], + ["I9_sky130_fd_sc_hd__a22oi_4", 22], + ["I9_sky130_fd_sc_hd__o22ai_4", 8], + ["I9_sky130_fd_sc_hd__a32oi_2", 4], + ["I9_sky130_fd_sc_hd__o2bb2ai_4", 2], + ["I9_sky130_fd_sc_hd__or3b_2", 11], + ["I9_sky130_fd_sc_hd__or3b_4", 24], + ["I9_sky130_fd_sc_hd__or2_4", 26], + ["I9_sky130_fd_sc_hd__a2bb2o_2", 5], + ["I9_sky130_fd_sc_hd__a22o_4", 47], + ["I9_sky130_fd_sc_hd__o311a_2", 6], + ["I9_sky130_fd_sc_hd__o41ai_4", 2], + ["I9_sky130_fd_sc_hd__a31oi_2", 11], + ["I9_sky130_fd_sc_hd__o311ai_1", 5], + ["I9_sky130_fd_sc_hd__nor4b_1", 2], + ["I9_sky130_fd_sc_hd__o22ai_1", 6], + ["I9_sky130_fd_sc_hd__o21bai_4", 2], + ["I9_sky130_fd_sc_hd__a22oi_1", 24], + ["I9_sky130_fd_sc_hd__o2111ai_4", 13], + ["I9_sky130_fd_sc_hd__a21bo_2", 1], + ["I9_sky130_fd_sc_hd__a41o_4", 2], + ["I9_sky130_fd_sc_hd__o311ai_4", 6], + ["I9_sky130_fd_sc_hd__a22oi_2", 8], + ["I9_sky130_fd_sc_hd__o221ai_4", 12], + ["I9_sky130_fd_sc_hd__o2bb2a_4", 4], + ["I9_sky130_fd_sc_hd__a32o_4", 8], + ["I9_sky130_fd_sc_hd__a311o_2", 6], + ["I9_sky130_fd_sc_hd__a311o_4", 5], + ["I9_sky130_fd_sc_hd__o41a_4", 11], + ["I9_sky130_fd_sc_hd__o21bai_2", 5], + ["I9_sky130_fd_sc_hd__o41a_2", 9], + ["sky130_fd_pr__res_generic_po", 13], + ["I9_sky130_fd_sc_hd__xor2_4", 6], + ["I9_sky130_fd_sc_hd__o211ai_2", 8], + ["I9_sky130_fd_sc_hd__o22a_4", 3], + ["I9_sky130_fd_sc_hd__a2bb2oi_2", 1], + ["I9_sky130_fd_sc_hd__a2bb2oi_4", 1], + ["I9_sky130_fd_sc_hd__a41o_2", 4], + ["I9_sky130_fd_sc_hd__o221ai_1", 8], + ["I9_sky130_fd_sc_hd__a221oi_2", 7], + ["I9_sky130_fd_sc_hd__a41oi_2", 2], + ["I9_sky130_fd_sc_hd__o22ai_2", 1], + ["I9_sky130_fd_sc_hd__a2bb2oi_1", 3], + ["I9_sky130_fd_sc_hd__nor4b_4", 5], + ["I9_sky130_fd_sc_hd__o32ai_1", 1], + ["I9_sky130_fd_sc_hd__and4bb_4", 14], + ["I9_sky130_fd_sc_hd__nor3b_4", 2], + ["I9_sky130_fd_sc_hd__o32ai_2", 1], + ["I9_RAM128", 1], + ["I9_sky130_fd_sc_hd__xnor2_4", 5], + ["I9_sky130_fd_sc_hd__a2111oi_4", 1], + ["I9_sky130_fd_sc_hd__o2111a_4", 1], + ["I9_sky130_fd_sc_hd__o211a_4", 5], + ["I9_sky130_fd_sc_hd__o41ai_1", 5], + ["I9_sky130_fd_sc_hd__o31ai_4", 6], + ["I9_sky130_fd_sc_hd__a32oi_4", 2], + ["I9_sky130_fd_sc_hd__or4bb_2", 1], + ["I9_sky130_fd_sc_hd__o311a_4", 2], + ["I9_sky130_fd_sc_hd__a32oi_1", 1], + ["I9_sky130_fd_sc_hd__a21boi_4", 1], + ["I9_RAM256", 1], + ["I9_sky130_fd_sc_hd__o2bb2ai_2", 3], + ["I9_sky130_fd_sc_hd__a2111oi_2", 3], + ["I9_sky130_fd_sc_hd__o311ai_2", 1], + ["I9_sky130_fd_sc_hd__o32ai_4", 1], + ["I9_sky130_fd_sc_hd__a41oi_4", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 114718 ], + ["sky130_fd_pr__nfet_01v8", 114812 ], + ["sky130_fd_pr__diode_pw2nd_05v5", 8642 ], + ["sky130_fd_sc_hd__a211oi_2", 11 ], + ["sky130_fd_sc_hd__dfxtp_2", 825 ], + ["sky130_fd_sc_hd__or4b_4", 35 ], + ["sky130_fd_sc_hd__a211oi_4", 6 ], + ["sky130_fd_sc_hd__dfxtp_4", 420 ], + ["sky130_fd_sc_hd__or3b_1", 156 ], + ["sky130_fd_sc_hd__a311oi_4", 29 ], + ["sky130_fd_sc_hd__mux4_1", 76 ], + ["sky130_fd_sc_hd__or4b_1", 168 ], + ["sky130_fd_sc_hd__a211oi_1", 42 ], + ["sky130_fd_sc_hd__clkinv_16", 6 ], + ["sky130_fd_sc_hd__or4b_2", 21 ], + ["sky130_fd_sc_hd__or4bb_1", 9 ], + ["sky130_fd_sc_hd__a221oi_4", 17 ], + ["sky130_fd_sc_hd__or2_1", 204 ], + ["sky130_fd_sc_hd__o211ai_1", 17 ], + ["sky130_fd_sc_hd__a311oi_1", 29 ], + ["sky130_fd_sc_hd__or4bb_4", 10 ], + ["sky130_fd_sc_hd__a2bb2o_4", 5 ], + ["sky130_fd_sc_hd__mux4_2", 18 ], + ["sky130_fd_sc_hd__nand4_4", 18 ], + ["sky130_fd_sc_hd__a31o_4", 17 ], + ["sky130_fd_sc_hd__and4_4", 32 ], + ["sky130_fd_sc_hd__a22oi_4", 22 ], + ["sky130_fd_sc_hd__o22ai_4", 8 ], + ["sky130_fd_sc_hd__a32oi_2", 4 ], + ["sky130_fd_sc_hd__o2bb2ai_4", 2 ], + ["sky130_fd_sc_hd__or3b_2", 11 ], + ["sky130_fd_sc_hd__or3b_4", 24 ], + ["sky130_fd_sc_hd__or2_4", 26 ], + ["sky130_fd_sc_hd__a2bb2o_2", 5 ], + ["sky130_fd_sc_hd__a22o_4", 47 ], + ["sky130_fd_sc_hd__o311a_2", 6 ], + ["sky130_fd_sc_hd__o41ai_4", 2 ], + ["sky130_fd_sc_hd__a31oi_2", 11 ], + ["sky130_fd_sc_hd__o311ai_1", 5 ], + ["sky130_fd_sc_hd__nor4b_1", 2 ], + ["sky130_fd_sc_hd__o22ai_1", 6 ], + ["sky130_fd_sc_hd__o21bai_4", 2 ], + ["sky130_fd_sc_hd__a22oi_1", 24 ], + ["sky130_fd_sc_hd__o2111ai_4", 13 ], + ["sky130_fd_sc_hd__a21bo_2", 1 ], + ["sky130_fd_sc_hd__a41o_4", 2 ], + ["sky130_fd_sc_hd__o311ai_4", 6 ], + ["sky130_fd_sc_hd__a22oi_2", 8 ], + ["sky130_fd_sc_hd__o221ai_4", 12 ], + ["sky130_fd_sc_hd__o2bb2a_4", 4 ], + ["sky130_fd_sc_hd__a32o_4", 8 ], + ["sky130_fd_sc_hd__a311o_2", 6 ], + ["sky130_fd_sc_hd__a311o_4", 5 ], + ["sky130_fd_sc_hd__o41a_4", 11 ], + ["sky130_fd_sc_hd__o21bai_2", 5 ], + ["sky130_fd_sc_hd__o41a_2", 9 ], + ["sky130_fd_pr__res_generic_po", 13 ], + ["sky130_fd_sc_hd__xor2_4", 6 ], + ["sky130_fd_sc_hd__o211ai_2", 8 ], + ["sky130_fd_sc_hd__o22a_4", 3 ], + ["sky130_fd_sc_hd__a2bb2oi_2", 1 ], + ["sky130_fd_sc_hd__a2bb2oi_4", 1 ], + ["sky130_fd_sc_hd__a41o_2", 4 ], + ["sky130_fd_sc_hd__o221ai_1", 8 ], + ["sky130_fd_sc_hd__a221oi_2", 7 ], + ["sky130_fd_sc_hd__a41oi_2", 2 ], + ["sky130_fd_sc_hd__o22ai_2", 1 ], + ["sky130_fd_sc_hd__a2bb2oi_1", 3 ], + ["sky130_fd_sc_hd__nor4b_4", 5 ], + ["sky130_fd_sc_hd__o32ai_1", 1 ], + ["sky130_fd_sc_hd__and4bb_4", 14 ], + ["sky130_fd_sc_hd__nor3b_4", 2 ], + ["sky130_fd_sc_hd__o32ai_2", 1 ], + ["RAM128", 1 ], + ["sky130_fd_sc_hd__xnor2_4", 5 ], + ["sky130_fd_sc_hd__a2111oi_4", 1 ], + ["sky130_fd_sc_hd__o2111a_4", 1 ], + ["sky130_fd_sc_hd__o211a_4", 5 ], + ["sky130_fd_sc_hd__o41ai_1", 5 ], + ["sky130_fd_sc_hd__o31ai_4", 6 ], + ["sky130_fd_sc_hd__a32oi_4", 2 ], + ["sky130_fd_sc_hd__or4bb_2", 1 ], + ["sky130_fd_sc_hd__o311a_4", 2 ], + ["sky130_fd_sc_hd__a32oi_1", 1 ], + ["sky130_fd_sc_hd__a21boi_4", 1 ], + ["RAM256", 1 ], + ["sky130_fd_sc_hd__o2bb2ai_2", 3 ], + ["sky130_fd_sc_hd__a2111oi_2", 3 ], + ["sky130_fd_sc_hd__o311ai_2", 1 ], + ["sky130_fd_sc_hd__o32ai_4", 1 ], + ["sky130_fd_sc_hd__a41oi_4", 1 ] + ] + ], + "nets": [ + 120851, + 120851 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "debug_out", + "trap", + "qspi_enabled", + "mprj_adr_o[1]", + "mprj_adr_o[0]", + "flash_io3_do", + "flash_io2_do", + "flash_io1_do", + "flash_io3_oeb", + "flash_io2_oeb", + "flash_io1_oeb", + "la_input[22]", + "la_input[119]", + "mprj_dat_i[6]", + "mprj_dat_i[4]", + "mprj_dat_i[17]", + "mprj_dat_i[20]", + "mprj_dat_i[16]", + "mprj_dat_i[13]", + "rstb_l_in", + "core_clk", + "la_input[83]", + "la_input[49]", + "la_input[48]", + "la_input[29]", + "la_input[17]", + "la_input[15]", + "la_input[14]", + "la_input[122]", + "la_input[117]", + "la_input[31]", + "la_input[10]", + "la_input[104]", + "la_input[6]", + "la_input[2]", + "la_input[102]", + "irq[0]", + "mprj_dat_i[2]", + "mprj_dat_i[1]", + "mprj_dat_i[18]", + "mprj_dat_i[9]", + "mprj_dat_i[8]", + "mprj_dat_i[5]", + "mprj_dat_i[7]", + "mprj_dat_i[3]", + "mprj_dat_i[30]", + "mprj_dat_i[29]", + "mprj_dat_i[31]", + "mprj_dat_i[15]", + "mprj_dat_i[19]", + "mprj_dat_i[25]", + "mprj_dat_i[0]", + "mprj_dat_i[24]", + "mprj_dat_i[21]", + "mprj_dat_i[28]", + "mprj_dat_i[27]", + "mprj_dat_i[26]", + "mprj_dat_i[23]", + "mprj_dat_i[22]", + "mprj_ack_i", + "ser_rx", + "la_input[95]", + "la_input[93]", + "la_input[92]", + "la_input[90]", + "la_input[89]", + "la_input[86]", + "la_input[84]", + "la_input[82]", + "la_input[57]", + "la_input[54]", + "la_input[4]", + "la_input[46]", + "la_input[37]", + "la_input[35]", + "la_input[21]", + "la_input[65]", + "la_input[8]", + "la_input[68]", + "la_input[20]", + "la_input[16]", + "la_input[66]", + "la_input[60]", + "la_input[53]", + "la_input[12]", + "la_input[126]", + "la_input[42]", + "la_input[45]", + "la_input[99]", + "la_input[124]", + "la_input[91]", + "la_input[120]", + "la_input[110]", + "la_input[19]", + "la_input[36]", + "la_input[105]", + "la_input[101]", + "la_input[67]", + "la_input[56]", + "la_input[85]", + "irq[2]", + "la_input[115]", + "irq[1]", + "la_input[118]", + "la_input[94]", + "la_input[127]", + "la_input[125]", + "irq[3]", + "la_input[44]", + "serial_resetn_in", + "resetn_in", + "clk_in", + "por_l_in", + "spi_sdi", + "gpio_in_pad", + "serial_clock_in", + "serial_load_in", + "serial_data_2_in", + "porb_h_in", + "la_input[98]", + "la_input[97]", + "la_input[96]", + "la_input[32]", + "la_input[27]", + "la_input[24]", + "flash_io1_di", + "mprj_dat_i[14]", + "mprj_dat_i[12]", + "mprj_dat_i[11]", + "mprj_dat_i[10]", + "la_input[47]", + "la_input[18]", + "la_input[121]", + "la_input[114]", + "la_input[111]", + "la_input[0]", + "la_input[106]", + "la_input[109]", + "core_rstn", + "debug_in", + "la_input[116]", + "irq[4]", + "irq[5]", + "la_input[123]", + "la_input[1]", + "la_input[81]", + "hk_dat_i[29]", + "hk_dat_i[8]", + "hk_dat_i[15]", + "hk_ack_i", + "hk_dat_i[4]", + "hk_dat_i[3]", + "hk_dat_i[14]", + "hk_dat_i[10]", + "hk_dat_i[11]", + "hk_dat_i[12]", + "hk_dat_i[27]", + "hk_dat_i[26]", + "hk_dat_i[24]", + "hk_dat_i[25]", + "hk_dat_i[28]", + "hk_dat_i[16]", + "hk_dat_i[18]", + "hk_dat_i[30]", + "hk_dat_i[31]", + "hk_dat_i[13]", + "la_input[3]", + "hk_dat_i[9]", + "hk_dat_i[1]", + "hk_dat_i[2]", + "hk_dat_i[5]", + "hk_dat_i[6]", + "hk_dat_i[0]", + "hk_dat_i[7]", + "hk_dat_i[21]", + "hk_dat_i[19]", + "hk_dat_i[23]", + "hk_dat_i[22]", + "hk_dat_i[17]", + "hk_dat_i[20]", + "la_input[9]", + "la_input[72]", + "la_input[71]", + "la_input[76]", + "la_input[75]", + "la_input[74]", + "la_input[73]", + "la_input[70]", + "la_input[69]", + "la_input[64]", + "la_input[63]", + "la_input[7]", + "la_input[5]", + "la_input[80]", + "la_input[61]", + "la_input[62]", + "la_input[59]", + "la_input[79]", + "la_input[88]", + "la_input[58]", + "la_input[87]", + "la_input[77]", + "la_input[52]", + "la_input[50]", + "la_input[55]", + "la_input[78]", + "la_input[43]", + "la_input[40]", + "la_input[39]", + "la_input[38]", + "la_input[33]", + "la_input[23]", + "la_input[51]", + "la_input[13]", + "la_input[30]", + "la_input[28]", + "la_input[26]", + "la_input[41]", + "la_input[11]", + "la_input[34]", + "la_input[113]", + "la_input[107]", + "la_input[25]", + "la_input[112]", + "la_input[108]", + "la_input[103]", + "la_input[100]", + "mprj_adr_o[11]", + "mprj_adr_o[20]", + "mprj_adr_o[8]", + "mprj_adr_o[27]", + "mprj_adr_o[21]", + "mprj_adr_o[16]", + "mprj_adr_o[7]", + "mprj_adr_o[31]", + "mprj_adr_o[30]", + "mprj_adr_o[28]", + "mprj_adr_o[29]", + "mprj_adr_o[26]", + "mprj_we_o", + "la_output[84]", + "la_output[113]", + "mprj_adr_o[15]", + "mprj_adr_o[14]", + "mprj_adr_o[25]", + "mprj_adr_o[13]", + "mprj_adr_o[9]", + "mprj_adr_o[3]", + "mprj_adr_o[2]", + "mprj_adr_o[23]", + "mprj_adr_o[22]", + "mprj_adr_o[19]", + "mprj_adr_o[17]", + "la_output[7]", + "la_output[51]", + "la_output[17]", + "la_output[123]", + "mprj_adr_o[24]", + "mprj_adr_o[12]", + "mprj_dat_o[19]", + "mprj_dat_o[18]", + "mprj_dat_o[16]", + "mprj_dat_o[2]", + "mprj_dat_o[1]", + "mprj_dat_o[15]", + "mprj_adr_o[6]", + "spi_csb", + "mprj_adr_o[5]", + "mprj_adr_o[18]", + "mprj_adr_o[10]", + "la_output[99]", + "la_output[93]", + "la_output[92]", + "la_output[82]", + "la_output[79]", + "la_output[74]", + "la_output[73]", + "la_output[72]", + "la_output[71]", + "la_output[70]", + "la_output[65]", + "la_output[55]", + "la_output[39]", + "la_output[35]", + "la_output[42]", + "la_output[8]", + "la_output[10]", + "la_output[4]", + "mprj_wb_iena", + "la_output[97]", + "la_output[96]", + "la_output[95]", + "la_output[94]", + "la_output[91]", + "la_output[90]", + "la_output[88]", + "la_output[89]", + "la_output[78]", + "la_output[77]", + "la_output[76]", + "la_output[87]", + "la_output[85]", + "la_output[75]", + "la_output[83]", + "la_output[81]", + "la_output[6]", + "la_output[69]", + "la_output[67]", + "la_output[66]", + "la_output[64]", + "la_output[63]", + "la_output[62]", + "la_output[59]", + "la_output[58]", + "la_output[57]", + "la_output[56]", + "la_output[60]", + "la_output[50]", + "la_output[53]", + "la_output[52]", + "la_output[49]", + "la_output[47]", + "la_output[46]", + "la_output[61]", + "la_output[86]", + "la_output[45]", + "la_output[80]", + "la_output[43]", + "la_output[41]", + "la_output[68]", + "la_output[5]", + "la_output[3]", + "la_output[38]", + "la_output[37]", + "la_output[34]", + "la_output[33]", + "la_output[32]", + "la_output[40]", + "la_output[30]", + "la_output[2]", + "la_output[36]", + "la_output[25]", + "la_output[22]", + "la_output[31]", + "la_output[20]", + "la_output[28]", + "la_output[44]", + "la_output[1]", + "la_output[54]", + "la_output[14]", + "la_output[27]", + "la_output[26]", + "la_output[24]", + "la_output[13]", + "la_output[48]", + "la_output[9]", + "la_output[11]", + "la_output[23]", + "la_output[21]", + "la_output[29]", + "la_output[19]", + "la_output[18]", + "la_output[16]", + "la_output[15]", + "la_output[110]", + "la_output[109]", + "la_output[108]", + "la_output[107]", + "la_output[106]", + "la_output[98]", + "la_output[105]", + "la_output[104]", + "la_output[111]", + "la_output[103]", + "la_output[102]", + "la_output[101]", + "la_output[100]", + "la_output[0]", + "la_output[12]", + "uart_enabled", + "mprj_cyc_o", + "la_oenb[61]", + "la_oenb[60]", + "la_oenb[32]", + "la_oenb[125]", + "la_iena[37]", + "la_iena[122]", + "la_iena[127]", + "la_iena[116]", + "la_iena[14]", + "la_iena[10]", + "la_iena[0]", + "la_iena[13]", + "la_oenb[90]", + "la_iena[30]", + "la_oenb[100]", + "la_oenb[10]", + "la_iena[8]", + "la_oenb[127]", + "la_oenb[117]", + "la_oenb[126]", + "la_oenb[116]", + "la_oenb[122]", + "la_oenb[120]", + "la_oenb[14]", + "la_iena[107]", + "la_iena[126]", + "la_oenb[39]", + "la_iena[125]", + "la_iena[115]", + "la_iena[105]", + "la_oenb[38]", + "la_oenb[47]", + "la_oenb[58]", + "la_oenb[57]", + "la_oenb[41]", + "la_oenb[37]", + "la_iena[124]", + "la_iena[113]", + "la_iena[103]", + "la_oenb[56]", + "la_oenb[35]", + "la_iena[36]", + "la_oenb[54]", + "la_oenb[53]", + "la_oenb[45]", + "la_oenb[43]", + "la_oenb[62]", + "la_oenb[52]", + "la_oenb[50]", + "la_oenb[36]", + "la_oenb[34]", + "la_oenb[33]", + "spi_enabled", + "mprj_sel_o[0]", + "mprj_dat_o[20]", + "mprj_dat_o[29]", + "mprj_dat_o[22]", + "mprj_dat_o[17]", + "mprj_dat_o[24]", + "mprj_dat_o[21]", + "mprj_sel_o[2]", + "mprj_dat_o[30]", + "la_output[112]", + "mprj_stb_o", + "hk_stb_o", + "user_irq_ena[2]", + "user_irq_ena[1]", + "user_irq_ena[0]", + "mprj_sel_o[3]", + "mprj_sel_o[1]", + "mprj_dat_o[5]", + "gpio_out_pad", + "gpio_mode0_pad", + "debug_oeb", + "debug_mode", + "mprj_dat_o[9]", + "mprj_dat_o[8]", + "mprj_dat_o[7]", + "mprj_dat_o[6]", + "mprj_dat_o[4]", + "mprj_dat_o[3]", + "mprj_dat_o[28]", + "mprj_dat_o[25]", + "mprj_dat_o[26]", + "mprj_dat_o[27]", + "mprj_dat_o[23]", + "mprj_dat_o[14]", + "mprj_dat_o[13]", + "mprj_dat_o[12]", + "mprj_dat_o[11]", + "mprj_dat_o[10]", + "mprj_dat_o[0]", + "la_output[119]", + "la_output[126]", + "la_output[124]", + "la_output[120]", + "spi_sdo", + "rstb_l_out", + "porb_h_out", + "spi_sck", + "serial_resetn_out", + "serial_clock_out", + "serial_load_out", + "serial_data_2_out", + "la_output[125]", + "la_output[118]", + "la_output[117]", + "la_output[115]", + "la_output[114]", + "la_output[127]", + "la_output[121]", + "la_output[116]", + "la_output[122]", + "mprj_dat_o[31]", + "mprj_adr_o[4]", + "hk_cyc_o", + "la_oenb[55]", + "gpio_outenb_pad", + "gpio_mode1_pad", + "ser_tx", + "la_oenb[59]", + "la_oenb[49]", + "gpio_inenb_pad", + "la_oenb[63]", + "la_oenb[51]", + "la_oenb[31]", + "la_oenb[40]", + "la_iena[7]", + "la_oenb[6]", + "la_oenb[5]", + "la_oenb[3]", + "la_oenb[19]", + "la_oenb[9]", + "la_oenb[11]", + "la_oenb[96]", + "la_oenb[101]", + "la_iena[106]", + "la_oenb[82]", + "la_oenb[69]", + "la_oenb[67]", + "la_iena[94]", + "la_iena[83]", + "la_iena[78]", + "la_iena[66]", + "la_iena[62]", + "la_iena[61]", + "la_iena[58]", + "la_iena[56]", + "la_iena[55]", + "la_iena[46]", + "la_iena[44]", + "la_iena[43]", + "la_iena[41]", + "la_iena[40]", + "la_iena[23]", + "la_iena[18]", + "la_iena[45]", + "la_oenb[94]", + "la_oenb[87]", + "la_oenb[28]", + "la_oenb[18]", + "la_iena[15]", + "la_iena[11]", + "la_oenb[91]", + "la_iena[118]", + "la_oenb[70]", + "la_oenb[89]", + "la_oenb[79]", + "spi_sdoenb", + "la_iena[65]", + "la_iena[74]", + "la_iena[73]", + "la_iena[72]", + "la_iena[70]", + "la_oenb[118]", + "la_oenb[108]", + "la_oenb[124]", + "la_iena[84]", + "la_oenb[112]", + "la_iena[108]", + "la_oenb[2]", + "la_iena[123]", + "la_iena[112]", + "la_iena[102]", + "la_oenb[85]", + "la_iena[121]", + "la_iena[111]", + "la_oenb[88]", + "la_oenb[84]", + "la_iena[120]", + "la_oenb[92]", + "la_oenb[72]", + "la_oenb[22]", + "la_iena[109]", + "la_iena[24]", + "la_iena[12]", + "la_oenb[80]", + "la_iena[31]", + "la_iena[22]", + "la_iena[34]", + "la_iena[21]", + "la_oenb[8]", + "la_oenb[7]", + "la_oenb[4]", + "la_iena[3]", + "la_iena[2]", + "la_oenb[98]", + "la_oenb[78]", + "la_oenb[95]", + "la_iena[63]", + "la_iena[82]", + "la_iena[52]", + "la_iena[81]", + "la_iena[71]", + "la_oenb[0]", + "la_iena[80]", + "la_iena[60]", + "la_iena[50]", + "la_iena[9]", + "la_iena[6]", + "la_iena[5]", + "la_iena[4]", + "la_oenb[12]", + "la_iena[99]", + "la_iena[79]", + "la_iena[69]", + "la_iena[59]", + "la_iena[49]", + "la_iena[32]", + "la_oenb[21]", + "la_oenb[107]", + "la_oenb[109]", + "la_iena[97]", + "la_iena[77]", + "la_oenb[1]", + "la_oenb[115]", + "la_iena[86]", + "la_oenb[104]", + "la_iena[98]", + "la_iena[75]", + "la_oenb[123]", + "la_oenb[114]", + "la_oenb[113]", + "la_oenb[106]", + "la_oenb[103]", + "la_iena[93]", + "la_iena[92]", + "la_oenb[16]", + "la_oenb[121]", + "la_oenb[111]", + "la_oenb[15]", + "la_oenb[110]", + "la_oenb[13]", + "la_oenb[30]", + "la_oenb[97]", + "la_iena[96]", + "la_iena[117]", + "la_iena[29]", + "la_oenb[119]", + "la_iena[104]", + "la_iena[28]", + "la_oenb[76]", + "la_oenb[46]", + "la_iena[47]", + "la_iena[33]", + "la_oenb[25]", + "la_iena[95]", + "la_iena[91]", + "la_iena[89]", + "la_iena[90]", + "la_iena[88]", + "la_iena[87]", + "la_iena[85]", + "la_iena[76]", + "la_iena[68]", + "la_iena[64]", + "la_iena[67]", + "la_iena[57]", + "la_iena[54]", + "la_iena[53]", + "la_iena[51]", + "la_iena[48]", + "la_iena[42]", + "la_iena[39]", + "la_iena[38]", + "la_iena[27]", + "la_iena[26]", + "la_iena[20]", + "la_iena[16]", + "la_oenb[105]", + "la_iena[101]", + "la_oenb[44]", + "la_oenb[42]", + "la_oenb[29]", + "la_oenb[24]", + "la_oenb[17]", + "la_iena[35]", + "la_iena[25]", + "la_iena[119]", + "la_iena[114]", + "la_iena[110]", + "la_iena[1]", + "la_iena[100]", + "la_oenb[93]", + "la_oenb[81]", + "la_oenb[83]", + "la_oenb[77]", + "la_oenb[75]", + "la_oenb[74]", + "la_oenb[73]", + "la_oenb[71]", + "la_oenb[66]", + "la_oenb[68]", + "la_oenb[65]", + "la_oenb[64]", + "la_oenb[86]", + "la_oenb[48]", + "la_oenb[27]", + "la_oenb[26]", + "la_oenb[23]", + "la_oenb[20]", + "la_iena[19]", + "la_iena[17]", + "la_oenb[99]", + "la_oenb[102]", + "flash_io0_oeb", + "flash_io0_do", + "flash_csb", + "flash_clk", + "por_l_out", + "resetn_out", + "clk_out", + "VGND", + "VPWR", + "flash_io0_di", + "flash_io2_di", + "flash_io3_di" + ], [ + "debug_out", + "trap", + "qspi_enabled", + "mprj_adr_o[1]", + "mprj_adr_o[0]", + "flash_io3_do", + "flash_io2_do", + "flash_io1_do", + "flash_io3_oeb", + "flash_io2_oeb", + "flash_io1_oeb", + "la_input[22]", + "la_input[119]", + "mprj_dat_i[6]", + "mprj_dat_i[4]", + "mprj_dat_i[17]", + "mprj_dat_i[20]", + "mprj_dat_i[16]", + "mprj_dat_i[13]", + "rstb_l_in", + "core_clk", + "la_input[83]", + "la_input[49]", + "la_input[48]", + "la_input[29]", + "la_input[17]", + "la_input[15]", + "la_input[14]", + "la_input[122]", + "la_input[117]", + "la_input[31]", + "la_input[10]", + "la_input[104]", + "la_input[6]", + "la_input[2]", + "la_input[102]", + "irq[0]", + "mprj_dat_i[2]", + "mprj_dat_i[1]", + "mprj_dat_i[18]", + "mprj_dat_i[9]", + "mprj_dat_i[8]", + "mprj_dat_i[5]", + "mprj_dat_i[7]", + "mprj_dat_i[3]", + "mprj_dat_i[30]", + "mprj_dat_i[29]", + "mprj_dat_i[31]", + "mprj_dat_i[15]", + "mprj_dat_i[19]", + "mprj_dat_i[25]", + "mprj_dat_i[0]", + "mprj_dat_i[24]", + "mprj_dat_i[21]", + "mprj_dat_i[28]", + "mprj_dat_i[27]", + "mprj_dat_i[26]", + "mprj_dat_i[23]", + "mprj_dat_i[22]", + "mprj_ack_i", + "ser_rx", + "la_input[95]", + "la_input[93]", + "la_input[92]", + "la_input[90]", + "la_input[89]", + "la_input[86]", + "la_input[84]", + "la_input[82]", + "la_input[57]", + "la_input[54]", + "la_input[4]", + "la_input[46]", + "la_input[37]", + "la_input[35]", + "la_input[21]", + "la_input[65]", + "la_input[8]", + "la_input[68]", + "la_input[20]", + "la_input[16]", + "la_input[66]", + "la_input[60]", + "la_input[53]", + "la_input[12]", + "la_input[126]", + "la_input[42]", + "la_input[45]", + "la_input[99]", + "la_input[124]", + "la_input[91]", + "la_input[120]", + "la_input[110]", + "la_input[19]", + "la_input[36]", + "la_input[105]", + "la_input[101]", + "la_input[67]", + "la_input[56]", + "la_input[85]", + "irq[2]", + "la_input[115]", + "irq[1]", + "la_input[118]", + "la_input[94]", + "la_input[127]", + "la_input[125]", + "irq[3]", + "la_input[44]", + "serial_resetn_in", + "resetn_in", + "clk_in", + "por_l_in", + "spi_sdi", + "gpio_in_pad", + "serial_clock_in", + "serial_load_in", + "serial_data_2_in", + "porb_h_in", + "la_input[98]", + "la_input[97]", + "la_input[96]", + "la_input[32]", + "la_input[27]", + "la_input[24]", + "flash_io1_di", + "mprj_dat_i[14]", + "mprj_dat_i[12]", + "mprj_dat_i[11]", + "mprj_dat_i[10]", + "la_input[47]", + "la_input[18]", + "la_input[121]", + "la_input[114]", + "la_input[111]", + "la_input[0]", + "la_input[106]", + "la_input[109]", + "core_rstn", + "debug_in", + "la_input[116]", + "irq[4]", + "irq[5]", + "la_input[123]", + "la_input[1]", + "la_input[81]", + "hk_dat_i[29]", + "hk_dat_i[8]", + "hk_dat_i[15]", + "hk_ack_i", + "hk_dat_i[4]", + "hk_dat_i[3]", + "hk_dat_i[14]", + "hk_dat_i[10]", + "hk_dat_i[11]", + "hk_dat_i[12]", + "hk_dat_i[27]", + "hk_dat_i[26]", + "hk_dat_i[24]", + "hk_dat_i[25]", + "hk_dat_i[28]", + "hk_dat_i[16]", + "hk_dat_i[18]", + "hk_dat_i[30]", + "hk_dat_i[31]", + "hk_dat_i[13]", + "la_input[3]", + "hk_dat_i[9]", + "hk_dat_i[1]", + "hk_dat_i[2]", + "hk_dat_i[5]", + "hk_dat_i[6]", + "hk_dat_i[0]", + "hk_dat_i[7]", + "hk_dat_i[21]", + "hk_dat_i[19]", + "hk_dat_i[23]", + "hk_dat_i[22]", + "hk_dat_i[17]", + "hk_dat_i[20]", + "la_input[9]", + "la_input[72]", + "la_input[71]", + "la_input[76]", + "la_input[75]", + "la_input[74]", + "la_input[73]", + "la_input[70]", + "la_input[69]", + "la_input[64]", + "la_input[63]", + "la_input[7]", + "la_input[5]", + "la_input[80]", + "la_input[61]", + "la_input[62]", + "la_input[59]", + "la_input[79]", + "la_input[88]", + "la_input[58]", + "la_input[87]", + "la_input[77]", + "la_input[52]", + "la_input[50]", + "la_input[55]", + "la_input[78]", + "la_input[43]", + "la_input[40]", + "la_input[39]", + "la_input[38]", + "la_input[33]", + "la_input[23]", + "la_input[51]", + "la_input[13]", + "la_input[30]", + "la_input[28]", + "la_input[26]", + "la_input[41]", + "la_input[11]", + "la_input[34]", + "la_input[113]", + "la_input[107]", + "la_input[25]", + "la_input[112]", + "la_input[108]", + "la_input[103]", + "la_input[100]", + "mprj_adr_o[11]", + "mprj_adr_o[20]", + "mprj_adr_o[8]", + "mprj_adr_o[27]", + "mprj_adr_o[21]", + "mprj_adr_o[16]", + "mprj_adr_o[7]", + "mprj_adr_o[31]", + "mprj_adr_o[30]", + "mprj_adr_o[28]", + "mprj_adr_o[29]", + "mprj_adr_o[26]", + "mprj_we_o", + "la_output[84]", + "la_output[113]", + "mprj_adr_o[15]", + "mprj_adr_o[14]", + "mprj_adr_o[25]", + "mprj_adr_o[13]", + "mprj_adr_o[9]", + "mprj_adr_o[3]", + "mprj_adr_o[2]", + "mprj_adr_o[23]", + "mprj_adr_o[22]", + "mprj_adr_o[19]", + "mprj_adr_o[17]", + "la_output[7]", + "la_output[51]", + "la_output[17]", + "la_output[123]", + "mprj_adr_o[24]", + "mprj_adr_o[12]", + "mprj_dat_o[19]", + "mprj_dat_o[18]", + "mprj_dat_o[16]", + "mprj_dat_o[2]", + "mprj_dat_o[1]", + "mprj_dat_o[15]", + "mprj_adr_o[6]", + "spi_csb", + "mprj_adr_o[5]", + "mprj_adr_o[18]", + "mprj_adr_o[10]", + "la_output[99]", + "la_output[93]", + "la_output[92]", + "la_output[82]", + "la_output[79]", + "la_output[74]", + "la_output[73]", + "la_output[72]", + "la_output[71]", + "la_output[70]", + "la_output[65]", + "la_output[55]", + "la_output[39]", + "la_output[35]", + "la_output[42]", + "la_output[8]", + "la_output[10]", + "la_output[4]", + "mprj_wb_iena", + "la_output[97]", + "la_output[96]", + "la_output[95]", + "la_output[94]", + "la_output[91]", + "la_output[90]", + "la_output[88]", + "la_output[89]", + "la_output[78]", + "la_output[77]", + "la_output[76]", + "la_output[87]", + "la_output[85]", + "la_output[75]", + "la_output[83]", + "la_output[81]", + "la_output[6]", + "la_output[69]", + "la_output[67]", + "la_output[66]", + "la_output[64]", + "la_output[63]", + "la_output[62]", + "la_output[59]", + "la_output[58]", + "la_output[57]", + "la_output[56]", + "la_output[60]", + "la_output[50]", + "la_output[53]", + "la_output[52]", + "la_output[49]", + "la_output[47]", + "la_output[46]", + "la_output[61]", + "la_output[86]", + "la_output[45]", + "la_output[80]", + "la_output[43]", + "la_output[41]", + "la_output[68]", + "la_output[5]", + "la_output[3]", + "la_output[38]", + "la_output[37]", + "la_output[34]", + "la_output[33]", + "la_output[32]", + "la_output[40]", + "la_output[30]", + "la_output[2]", + "la_output[36]", + "la_output[25]", + "la_output[22]", + "la_output[31]", + "la_output[20]", + "la_output[28]", + "la_output[44]", + "la_output[1]", + "la_output[54]", + "la_output[14]", + "la_output[27]", + "la_output[26]", + "la_output[24]", + "la_output[13]", + "la_output[48]", + "la_output[9]", + "la_output[11]", + "la_output[23]", + "la_output[21]", + "la_output[29]", + "la_output[19]", + "la_output[18]", + "la_output[16]", + "la_output[15]", + "la_output[110]", + "la_output[109]", + "la_output[108]", + "la_output[107]", + "la_output[106]", + "la_output[98]", + "la_output[105]", + "la_output[104]", + "la_output[111]", + "la_output[103]", + "la_output[102]", + "la_output[101]", + "la_output[100]", + "la_output[0]", + "la_output[12]", + "uart_enabled", + "mprj_cyc_o", + "la_oenb[61]", + "la_oenb[60]", + "la_oenb[32]", + "la_oenb[125]", + "la_iena[37]", + "la_iena[122]", + "la_iena[127]", + "la_iena[116]", + "la_iena[14]", + "la_iena[10]", + "la_iena[0]", + "la_iena[13]", + "la_oenb[90]", + "la_iena[30]", + "la_oenb[100]", + "la_oenb[10]", + "la_iena[8]", + "la_oenb[127]", + "la_oenb[117]", + "la_oenb[126]", + "la_oenb[116]", + "la_oenb[122]", + "la_oenb[120]", + "la_oenb[14]", + "la_iena[107]", + "la_iena[126]", + "la_oenb[39]", + "la_iena[125]", + "la_iena[115]", + "la_iena[105]", + "la_oenb[38]", + "la_oenb[47]", + "la_oenb[58]", + "la_oenb[57]", + "la_oenb[41]", + "la_oenb[37]", + "la_iena[124]", + "la_iena[113]", + "la_iena[103]", + "la_oenb[56]", + "la_oenb[35]", + "la_iena[36]", + "la_oenb[54]", + "la_oenb[53]", + "la_oenb[45]", + "la_oenb[43]", + "la_oenb[62]", + "la_oenb[52]", + "la_oenb[50]", + "la_oenb[36]", + "la_oenb[34]", + "la_oenb[33]", + "spi_enabled", + "mprj_sel_o[0]", + "mprj_dat_o[20]", + "mprj_dat_o[29]", + "mprj_dat_o[22]", + "mprj_dat_o[17]", + "mprj_dat_o[24]", + "mprj_dat_o[21]", + "mprj_sel_o[2]", + "mprj_dat_o[30]", + "la_output[112]", + "mprj_stb_o", + "hk_stb_o", + "user_irq_ena[2]", + "user_irq_ena[1]", + "user_irq_ena[0]", + "mprj_sel_o[3]", + "mprj_sel_o[1]", + "mprj_dat_o[5]", + "gpio_out_pad", + "gpio_mode0_pad", + "debug_oeb", + "debug_mode", + "mprj_dat_o[9]", + "mprj_dat_o[8]", + "mprj_dat_o[7]", + "mprj_dat_o[6]", + "mprj_dat_o[4]", + "mprj_dat_o[3]", + "mprj_dat_o[28]", + "mprj_dat_o[25]", + "mprj_dat_o[26]", + "mprj_dat_o[27]", + "mprj_dat_o[23]", + "mprj_dat_o[14]", + "mprj_dat_o[13]", + "mprj_dat_o[12]", + "mprj_dat_o[11]", + "mprj_dat_o[10]", + "mprj_dat_o[0]", + "la_output[119]", + "la_output[126]", + "la_output[124]", + "la_output[120]", + "spi_sdo", + "rstb_l_out", + "porb_h_out", + "spi_sck", + "serial_resetn_out", + "serial_clock_out", + "serial_load_out", + "serial_data_2_out", + "la_output[125]", + "la_output[118]", + "la_output[117]", + "la_output[115]", + "la_output[114]", + "la_output[127]", + "la_output[121]", + "la_output[116]", + "la_output[122]", + "mprj_dat_o[31]", + "mprj_adr_o[4]", + "hk_cyc_o", + "la_oenb[55]", + "gpio_outenb_pad", + "gpio_mode1_pad", + "ser_tx", + "la_oenb[59]", + "la_oenb[49]", + "gpio_inenb_pad", + "la_oenb[63]", + "la_oenb[51]", + "la_oenb[31]", + "la_oenb[40]", + "la_iena[7]", + "la_oenb[6]", + "la_oenb[5]", + "la_oenb[3]", + "la_oenb[19]", + "la_oenb[9]", + "la_oenb[11]", + "la_oenb[96]", + "la_oenb[101]", + "la_iena[106]", + "la_oenb[82]", + "la_oenb[69]", + "la_oenb[67]", + "la_iena[94]", + "la_iena[83]", + "la_iena[78]", + "la_iena[66]", + "la_iena[62]", + "la_iena[61]", + "la_iena[58]", + "la_iena[56]", + "la_iena[55]", + "la_iena[46]", + "la_iena[44]", + "la_iena[43]", + "la_iena[41]", + "la_iena[40]", + "la_iena[23]", + "la_iena[18]", + "la_iena[45]", + "la_oenb[94]", + "la_oenb[87]", + "la_oenb[28]", + "la_oenb[18]", + "la_iena[15]", + "la_iena[11]", + "la_oenb[91]", + "la_iena[118]", + "la_oenb[70]", + "la_oenb[89]", + "la_oenb[79]", + "spi_sdoenb", + "la_iena[65]", + "la_iena[74]", + "la_iena[73]", + "la_iena[72]", + "la_iena[70]", + "la_oenb[118]", + "la_oenb[108]", + "la_oenb[124]", + "la_iena[84]", + "la_oenb[112]", + "la_iena[108]", + "la_oenb[2]", + "la_iena[123]", + "la_iena[112]", + "la_iena[102]", + "la_oenb[85]", + "la_iena[121]", + "la_iena[111]", + "la_oenb[88]", + "la_oenb[84]", + "la_iena[120]", + "la_oenb[92]", + "la_oenb[72]", + "la_oenb[22]", + "la_iena[109]", + "la_iena[24]", + "la_iena[12]", + "la_oenb[80]", + "la_iena[31]", + "la_iena[22]", + "la_iena[34]", + "la_iena[21]", + "la_oenb[8]", + "la_oenb[7]", + "la_oenb[4]", + "la_iena[3]", + "la_iena[2]", + "la_oenb[98]", + "la_oenb[78]", + "la_oenb[95]", + "la_iena[63]", + "la_iena[82]", + "la_iena[52]", + "la_iena[81]", + "la_iena[71]", + "la_oenb[0]", + "la_iena[80]", + "la_iena[60]", + "la_iena[50]", + "la_iena[9]", + "la_iena[6]", + "la_iena[5]", + "la_iena[4]", + "la_oenb[12]", + "la_iena[99]", + "la_iena[79]", + "la_iena[69]", + "la_iena[59]", + "la_iena[49]", + "la_iena[32]", + "la_oenb[21]", + "la_oenb[107]", + "la_oenb[109]", + "la_iena[97]", + "la_iena[77]", + "la_oenb[1]", + "la_oenb[115]", + "la_iena[86]", + "la_oenb[104]", + "la_iena[98]", + "la_iena[75]", + "la_oenb[123]", + "la_oenb[114]", + "la_oenb[113]", + "la_oenb[106]", + "la_oenb[103]", + "la_iena[93]", + "la_iena[92]", + "la_oenb[16]", + "la_oenb[121]", + "la_oenb[111]", + "la_oenb[15]", + "la_oenb[110]", + "la_oenb[13]", + "la_oenb[30]", + "la_oenb[97]", + "la_iena[96]", + "la_iena[117]", + "la_iena[29]", + "la_oenb[119]", + "la_iena[104]", + "la_iena[28]", + "la_oenb[76]", + "la_oenb[46]", + "la_iena[47]", + "la_iena[33]", + "la_oenb[25]", + "la_iena[95]", + "la_iena[91]", + "la_iena[89]", + "la_iena[90]", + "la_iena[88]", + "la_iena[87]", + "la_iena[85]", + "la_iena[76]", + "la_iena[68]", + "la_iena[64]", + "la_iena[67]", + "la_iena[57]", + "la_iena[54]", + "la_iena[53]", + "la_iena[51]", + "la_iena[48]", + "la_iena[42]", + "la_iena[39]", + "la_iena[38]", + "la_iena[27]", + "la_iena[26]", + "la_iena[20]", + "la_iena[16]", + "la_oenb[105]", + "la_iena[101]", + "la_oenb[44]", + "la_oenb[42]", + "la_oenb[29]", + "la_oenb[24]", + "la_oenb[17]", + "la_iena[35]", + "la_iena[25]", + "la_iena[119]", + "la_iena[114]", + "la_iena[110]", + "la_iena[1]", + "la_iena[100]", + "la_oenb[93]", + "la_oenb[81]", + "la_oenb[83]", + "la_oenb[77]", + "la_oenb[75]", + "la_oenb[74]", + "la_oenb[73]", + "la_oenb[71]", + "la_oenb[66]", + "la_oenb[68]", + "la_oenb[65]", + "la_oenb[64]", + "la_oenb[86]", + "la_oenb[48]", + "la_oenb[27]", + "la_oenb[26]", + "la_oenb[23]", + "la_oenb[20]", + "la_iena[19]", + "la_iena[17]", + "la_oenb[99]", + "la_oenb[102]", + "flash_io0_oeb", + "flash_io0_do", + "flash_csb", + "flash_clk", + "por_l_out", + "resetn_out", + "clk_out", + "VGND", + "VPWR", + "flash_io0_di", + "flash_io2_di", + "flash_io3_di" + ] + ] + }, + { + "name": [ + "simple_por", + "simple_por" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 8], + ["sky130_fd_pr__cap_mim_m3_2", 1], + ["LO_sky130_fd_sc_hvl__buf_8", 2], + ["LO_sky130_fd_sc_hvl__inv_8", 1], + ["LO_sky130_fd_sc_hvl__schmittbuf_1", 1], + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__cap_mim_m3_1", 1], + ["sky130_fd_pr__res_xhigh_po", 3 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 8 ], + ["sky130_fd_pr__cap_mim_m3_2", 1 ], + ["sky130_fd_sc_hvl__buf_8", 2 ], + ["sky130_fd_sc_hvl__inv_8", 1 ], + ["sky130_fd_sc_hvl__schmittbuf_1", 1 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__cap_mim_m3_1", 1 ], + ["sky130_fd_pr__res_xhigh_po", 3 ] + ] + ], + "nets": [ + 17, + 17 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "porb_h", + "porb_l", + "por_l", + "vss3v3", + "vss1v8", + "vdd1v8", + "vdd3v3" + ], [ + "porb_h", + "porb_l", + "por_l", + "vss3v3", + "vss1v8", + "vdd1v8", + "vdd3v3" + ] + ] + }, + { + "name": [ + "caravel_clocking", + "caravel_clocking" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__dfrtp_1", 17], + ["sky130_fd_sc_hd__nor2_1", 13], + ["sky130_fd_sc_hd__nand2_1", 10], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__o21ai_1", 18], + ["sky130_fd_sc_hd__nor3b_2", 2], + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__clkbuf_16", 22], + ["sky130_fd_sc_hd__dfstp_2", 4], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__nand2b_1", 14], + ["sky130_fd_sc_hd__diode_2", 17], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__nand4bb_1", 2], + ["sky130_fd_sc_hd__dfstp_1", 17], + ["sky130_fd_sc_hd__mux2_1", 52], + ["sky130_fd_sc_hd__o21a_1", 5], + ["sky130_fd_sc_hd__dfrtp_2", 2], + ["sky130_fd_sc_hd__o2bb2ai_1", 2], + ["sky130_fd_sc_hd__inv_2", 8], + ["sky130_fd_sc_hd__nor3_1", 6], + ["sky130_fd_sc_hd__buf_12", 1], + ["sky130_fd_sc_hd__a21oi_1", 4], + ["sky130_fd_sc_hd__xnor2_1", 10], + ["sky130_fd_sc_hd__o2111ai_2", 1], + ["sky130_fd_sc_hd__o31ai_2", 2], + ["sky130_fd_sc_hd__and2_1", 4], + ["sky130_fd_sc_hd__a41oi_1", 2], + ["sky130_fd_sc_hd__clkinv_4", 5], + ["sky130_fd_sc_hd__nand2b_2", 2], + ["sky130_fd_sc_hd__clkinv_2", 4], + ["sky130_fd_sc_hd__clkbuf_2", 2], + ["sky130_fd_sc_hd__dfrtn_1", 8], + ["sky130_fd_sc_hd__inv_4", 9], + ["sky130_fd_sc_hd__o2111ai_1", 1], + ["sky130_fd_sc_hd__clkbuf_4", 4], + ["sky130_fd_sc_hd__nand3_1", 2], + ["sky130_fd_sc_hd__o31a_1", 2], + ["sky130_fd_sc_hd__nor3_2", 2], + ["sky130_fd_sc_hd__dlymetal6s2s_1", 1], + ["sky130_fd_sc_hd__o21bai_1", 2], + ["sky130_fd_sc_hd__dfrtp_4", 2], + ["sky130_fd_sc_hd__clkbuf_1", 8], + ["sky130_fd_sc_hd__buf_4", 10], + ["sky130_fd_sc_hd__conb_1", 1], + ["sky130_fd_sc_hd__dfxtp_1", 7], + ["sky130_fd_sc_hd__nand3b_1", 4], + ["sky130_fd_sc_hd__a31o_1", 2], + ["sky130_fd_sc_hd__o22a_1", 2], + ["sky130_fd_sc_hd__buf_2", 1], + ["sky130_fd_sc_hd__o31ai_1", 2], + ["sky130_fd_sc_hd__o211ai_4", 2], + ["sky130_fd_sc_hd__o21ai_2", 2], + ["sky130_fd_sc_hd__o21a_2", 1], + ["sky130_fd_sc_hd__nor2_2", 2], + ["sky130_fd_sc_hd__a21o_1", 2], + ["sky130_fd_sc_hd__nor4_1", 2], + ["sky130_fd_sc_hd__a2bb2o_1", 2 ] + ], [ + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__dfrtp_1", 17 ], + ["sky130_fd_sc_hd__nor2_1", 13 ], + ["sky130_fd_sc_hd__nand2_1", 10 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__o21ai_1", 18 ], + ["sky130_fd_sc_hd__nor3b_2", 2 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__clkbuf_16", 22 ], + ["sky130_fd_sc_hd__dfstp_2", 4 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__nand2b_1", 14 ], + ["sky130_fd_sc_hd__diode_2", 17 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__nand4bb_1", 2 ], + ["sky130_fd_sc_hd__dfstp_1", 17 ], + ["sky130_fd_sc_hd__mux2_1", 52 ], + ["sky130_fd_sc_hd__o21a_1", 5 ], + ["sky130_fd_sc_hd__dfrtp_2", 2 ], + ["sky130_fd_sc_hd__o2bb2ai_1", 2 ], + ["sky130_fd_sc_hd__inv_2", 8 ], + ["sky130_fd_sc_hd__nor3_1", 6 ], + ["sky130_fd_sc_hd__buf_12", 1 ], + ["sky130_fd_sc_hd__a21oi_1", 4 ], + ["sky130_fd_sc_hd__xnor2_1", 10 ], + ["sky130_fd_sc_hd__o2111ai_2", 1 ], + ["sky130_fd_sc_hd__o31ai_2", 2 ], + ["sky130_fd_sc_hd__and2_1", 4 ], + ["sky130_fd_sc_hd__a41oi_1", 2 ], + ["sky130_fd_sc_hd__clkinv_4", 5 ], + ["sky130_fd_sc_hd__nand2b_2", 2 ], + ["sky130_fd_sc_hd__clkinv_2", 4 ], + ["sky130_fd_sc_hd__clkbuf_2", 2 ], + ["sky130_fd_sc_hd__dfrtn_1", 8 ], + ["sky130_fd_sc_hd__inv_4", 9 ], + ["sky130_fd_sc_hd__o2111ai_1", 1 ], + ["sky130_fd_sc_hd__clkbuf_4", 4 ], + ["sky130_fd_sc_hd__nand3_1", 2 ], + ["sky130_fd_sc_hd__o31a_1", 2 ], + ["sky130_fd_sc_hd__nor3_2", 2 ], + ["sky130_fd_sc_hd__dlymetal6s2s_1", 1 ], + ["sky130_fd_sc_hd__o21bai_1", 2 ], + ["sky130_fd_sc_hd__dfrtp_4", 2 ], + ["sky130_fd_sc_hd__clkbuf_1", 8 ], + ["sky130_fd_sc_hd__buf_4", 10 ], + ["sky130_fd_sc_hd__conb_1", 1 ], + ["sky130_fd_sc_hd__dfxtp_1", 7 ], + ["sky130_fd_sc_hd__nand3b_1", 4 ], + ["sky130_fd_sc_hd__a31o_1", 2 ], + ["sky130_fd_sc_hd__o22a_1", 2 ], + ["sky130_fd_sc_hd__buf_2", 1 ], + ["sky130_fd_sc_hd__o31ai_1", 2 ], + ["sky130_fd_sc_hd__o211ai_4", 2 ], + ["sky130_fd_sc_hd__o21ai_2", 2 ], + ["sky130_fd_sc_hd__o21a_2", 1 ], + ["sky130_fd_sc_hd__nor2_2", 2 ], + ["sky130_fd_sc_hd__a21o_1", 2 ], + ["sky130_fd_sc_hd__nor4_1", 2 ], + ["sky130_fd_sc_hd__a2bb2o_1", 2 ] + ] + ], + "nets": [ + 329, + 329 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "user_clk", + "resetb_sync", + "core_clk", + "sel[0]", + "sel[2]", + "sel2[1]", + "resetb", + "ext_reset", + "sel2[0]", + "sel2[2]", + "sel[1]", + "ext_clk_sel", + "pll_clk90", + "ext_clk", + "pll_clk", + "VGND", + "VPWR" + ], [ + "user_clk", + "resetb_sync", + "core_clk", + "sel[0]", + "sel[2]", + "sel2[1]", + "resetb", + "ext_reset", + "sel2[0]", + "sel2[2]", + "sel[1]", + "ext_clk_sel", + "pll_clk90", + "ext_clk", + "pll_clk", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "gpio_defaults_block_1803", + "gpio_defaults_block_1803" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 13], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_6", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 13 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ] + ] + ], + "nets": [ + 28, + 28 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "gpio_defaults[11]", + "gpio_defaults[1]", + "gpio_defaults[0]", + "gpio_defaults[12]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[10]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ], [ + "VGND", + "VPWR", + "gpio_defaults[11]", + "gpio_defaults[1]", + "gpio_defaults[0]", + "gpio_defaults[12]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[10]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ] + ] + }, + { + "name": [ + "spare_logic_block", + "spare_logic_block" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__conb_1", 27], + ["sky130_fd_sc_hd__nor2_2", 2], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__dfbbp_1", 2], + ["sky130_fd_sc_hd__mux2_2", 2], + ["sky130_fd_sc_hd__inv_2", 4], + ["sky130_fd_sc_hd__nand2_2", 2], + ["sky130_fd_sc_hd__inv_8", 1 ] + ], [ + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__conb_1", 27 ], + ["sky130_fd_sc_hd__nor2_2", 2 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__dfbbp_1", 2 ], + ["sky130_fd_sc_hd__mux2_2", 2 ], + ["sky130_fd_sc_hd__inv_2", 4 ], + ["sky130_fd_sc_hd__nand2_2", 2 ], + ["sky130_fd_sc_hd__inv_8", 1 ] + ] + ], + "nets": [ + 71, + 71 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "spare_xib", + "spare_xfq[0]", + "spare_xfq[1]", + "spare_xfqn[0]", + "spare_xfqn[1]", + "spare_xi[0]", + "spare_xi[1]", + "spare_xi[2]", + "spare_xi[3]", + "spare_xmx[0]", + "spare_xmx[1]", + "spare_xna[0]", + "spare_xna[1]", + "spare_xno[0]", + "spare_xno[1]", + "spare_xz[4]", + "spare_xz[11]", + "spare_xz[12]", + "spare_xz[13]", + "spare_xz[14]", + "spare_xz[15]", + "spare_xz[16]", + "spare_xz[17]", + "spare_xz[18]", + "spare_xz[19]", + "spare_xz[20]", + "spare_xz[21]", + "spare_xz[22]", + "spare_xz[23]", + "spare_xz[24]", + "spare_xz[25]", + "spare_xz[26]", + "spare_xz[0]", + "spare_xz[1]", + "spare_xz[2]", + "spare_xz[3]", + "spare_xz[5]", + "spare_xz[6]", + "spare_xz[7]", + "spare_xz[8]", + "spare_xz[10]", + "spare_xz[9]", + "vssd", + "vccd" + ], [ + "spare_xib", + "spare_xfq[0]", + "spare_xfq[1]", + "spare_xfqn[0]", + "spare_xfqn[1]", + "spare_xi[0]", + "spare_xi[1]", + "spare_xi[2]", + "spare_xi[3]", + "spare_xmx[0]", + "spare_xmx[1]", + "spare_xna[0]", + "spare_xna[1]", + "spare_xno[0]", + "spare_xno[1]", + "spare_xz[4]", + "spare_xz[11]", + "spare_xz[12]", + "spare_xz[13]", + "spare_xz[14]", + "spare_xz[15]", + "spare_xz[16]", + "spare_xz[17]", + "spare_xz[18]", + "spare_xz[19]", + "spare_xz[20]", + "spare_xz[21]", + "spare_xz[22]", + "spare_xz[23]", + "spare_xz[24]", + "spare_xz[25]", + "spare_xz[26]", + "spare_xz[0]", + "spare_xz[1]", + "spare_xz[2]", + "spare_xz[3]", + "spare_xz[5]", + "spare_xz[6]", + "spare_xz[7]", + "spare_xz[8]", + "spare_xz[10]", + "spare_xz[9]", + "vssd", + "vccd" + ] + ] + }, + { + "name": [ + "user_id_programming", + "user_id_programming" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 32], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_6", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 32 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ] + ] + ], + "nets": [ + 66, + 66 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "mask_rev[18]", + "mask_rev[25]", + "mask_rev[3]", + "mask_rev[27]", + "mask_rev[5]", + "mask_rev[0]", + "mask_rev[29]", + "mask_rev[7]", + "mask_rev[13]", + "mask_rev[20]", + "mask_rev[9]", + "mask_rev[15]", + "mask_rev[22]", + "mask_rev[11]", + "mask_rev[17]", + "mask_rev[24]", + "mask_rev[31]", + "mask_rev[2]", + "mask_rev[19]", + "mask_rev[26]", + "mask_rev[4]", + "mask_rev[10]", + "mask_rev[28]", + "mask_rev[6]", + "mask_rev[12]", + "mask_rev[8]", + "mask_rev[14]", + "mask_rev[21]", + "mask_rev[16]", + "mask_rev[23]", + "mask_rev[30]", + "mask_rev[1]" + ], [ + "VGND", + "VPWR", + "mask_rev[18]", + "mask_rev[25]", + "mask_rev[3]", + "mask_rev[27]", + "mask_rev[5]", + "mask_rev[0]", + "mask_rev[29]", + "mask_rev[7]", + "mask_rev[13]", + "mask_rev[20]", + "mask_rev[9]", + "mask_rev[15]", + "mask_rev[22]", + "mask_rev[11]", + "mask_rev[17]", + "mask_rev[24]", + "mask_rev[31]", + "mask_rev[2]", + "mask_rev[19]", + "mask_rev[26]", + "mask_rev[4]", + "mask_rev[10]", + "mask_rev[28]", + "mask_rev[6]", + "mask_rev[12]", + "mask_rev[8]", + "mask_rev[14]", + "mask_rev[21]", + "mask_rev[16]", + "mask_rev[23]", + "mask_rev[30]", + "mask_rev[1]" + ] + ] + }, + { + "name": [ + "gpio_defaults_block_0801", + "gpio_defaults_block_0801" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 13], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_6", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 13 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ] + ] + ], + "nets": [ + 28, + 28 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "gpio_defaults[11]", + "gpio_defaults[0]", + "gpio_defaults[1]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[10]", + "gpio_defaults[12]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ], [ + "VGND", + "VPWR", + "gpio_defaults[11]", + "gpio_defaults[0]", + "gpio_defaults[1]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[10]", + "gpio_defaults[12]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ] + ] + }, + { + "name": [ + "gpio_signal_buffering_alt", + "gpio_signal_buffering_alt" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__buf_8", 102], + ["sky130_ef_sc_hd__decap_12", 6 ] + ], [ + ["sky130_fd_sc_hd__buf_8", 102 ], + ["sky130_ef_sc_hd__decap_12", 1 ] + ] + ], + "nets": [ + 152, + 147 + ], + "badnets": [ + [ + [ + [ + "vssd", + [ + [ "sky130_fd_sc_hd__buf_8", "VGND", 102 ], + [ "sky130_fd_sc_hd__buf_8", "VNB", 102 ], + [ "sky130_ef_sc_hd__decap_12", "VGND", 6 ], + [ "sky130_ef_sc_hd__decap_12", "VNB", 6 ] + ] + ], + [ + "vccd_uq3", + [ + [ "sky130_fd_sc_hd__buf_8", "VPWR", 10 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 10 ], + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ] + ] + ], + [ + "vccd_uq1", + [ + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ], + [ "sky130_fd_sc_hd__buf_8", "VPWR", 14 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 14 ] + ] + ], + [ + "vccd_uq4", + [ + [ "sky130_fd_sc_hd__buf_8", "VPWR", 2 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 2 ], + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ] + ] + ], + [ + "vccd_uq2", + [ + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ], + [ "sky130_fd_sc_hd__buf_8", "VPWR", 18 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 18 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "vccd", + [ + [ "sky130_fd_sc_hd__buf_8", "VPWR", 102 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 102 ], + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ] + ] + ], + [ + "vssd", + [ + [ "sky130_fd_sc_hd__buf_8", "VGND", 102 ], + [ "sky130_fd_sc_hd__buf_8", "VNB", 102 ], + [ "sky130_ef_sc_hd__decap_12", "VGND", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VNB", 1 ] + ] + ] + ] + ], + [ + [ + [ + "vccd", + [ + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ], + [ "sky130_fd_sc_hd__buf_8", "VPWR", 29 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 29 ] + ] + ], + [ + "vccd_uq0", + [ + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ], + [ "sky130_fd_sc_hd__buf_8", "VPWR", 29 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 29 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_sc_hd__buf_8_58/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_57/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_99/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_76/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_98/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_36/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_97/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_96/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_95/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_94/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_93/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_68/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_66/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_75/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_74/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_62/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_63/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_72/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_60/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_70/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_68/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_75/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_74/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_72/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_70/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_69/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_65/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_67/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_73/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_71/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_59/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_26/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_64/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_61/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_67/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_69/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_59/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_56/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_65/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_64/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_73/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_61/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_71/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_66/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_63/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_62/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_60/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_9/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_6/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_5/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_3/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_1/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_8/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_7/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_4/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_2/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_0/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "\\buf_in[99] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[97] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[95] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[93] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[91] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[89] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[7] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[55] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[47] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[45] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[43] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[41] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[101] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[9] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[86] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[83] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[80] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[77] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[73] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[69] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[65] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[61] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[57] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[38] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[35] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[32] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[29] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[25] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[21] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[17] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[13] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[87] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[84] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[81] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[78] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[75] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[71] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[67] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[63] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[59] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[39] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[36] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[33] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[30] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[27] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[23] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[19] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[15] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[11] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[74] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[70] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[66] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[62] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[58] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[26] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[22] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[18] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[14] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[10] ", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ] + ] + ], + [ + [ + [ + "mgmt_io_oeb_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_buf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_buf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "mgmt_io_oeb_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_buf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_ef_sc_hd__decap_12_0", + [ + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_7", + [ + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_10", + [ + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_46", + [ + [ "VGND", 216 ], + [ "VPWR", 6 ], + [ "VNB", 216 ], + [ "VPB", 6 ] + ] + ] + ], [ + [ + "sigbuf_decaps[0]", + [ + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_sc_hd__buf_8_19", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_18", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_15", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_14", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_13", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_12", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_11", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_10", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_21", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_20", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_29", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_28", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_39", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_38", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_49", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_37", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_35", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_57", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_45", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_56", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_44", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_55", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_32", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_98", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_100", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_30", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_52", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_96", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_40", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_51", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_17", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_26", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_24", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_22", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_9", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_6", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_5", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_3", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_1", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_16", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_27", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_25", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_23", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 38 ], + [ "VNB", 216 ], + [ "VPB", 38 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_8", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_7", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_4", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_2", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_0", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 22 ], + [ "VNB", 216 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_48", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_36", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_47", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_58", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_46", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_34", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_33", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_99", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_43", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_54", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_76", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_31", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_42", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_53", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_97", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_41", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_95", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_50", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_94", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_93", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_59", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_69", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_68", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_67", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_66", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_101", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_65", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_64", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_75", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_63", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_74", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_62", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_73", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_61", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_72", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_60", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_71", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_70", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 216 ], + [ "VPWR", 60 ], + [ "VNB", 216 ], + [ "VPB", 60 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_79", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_78", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_77", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_88", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_87", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_84", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_83", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_82", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_81", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_92", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_80", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_91", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 216 ], + [ "VPWR", 30 ], + [ "VNB", 216 ], + [ "VPB", 30 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "\\signal_buffers[9] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[86] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[83] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[80] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[77] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[74] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[73] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[70] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[69] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[66] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[65] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[62] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[61] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[58] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[57] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[38] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[35] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[32] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[29] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[26] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[25] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[22] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[21] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[18] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[17] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[14] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[13] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[10] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[99] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[97] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[95] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[93] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[91] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[89] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[87] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[84] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[81] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[7] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[78] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[75] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[71] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[67] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[63] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[59] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[55] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[47] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[45] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[43] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[41] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[39] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[36] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[33] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[30] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[27] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[23] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[19] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[15] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[11] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[101] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[98] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[96] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[94] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[92] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[90] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[8] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[88] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[85] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[82] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[79] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[76] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[72] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[6] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[68] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[64] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[60] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[56] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[54] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[46] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[44] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[42] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[40] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[37] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[34] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[31] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[28] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[24] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[20] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[16] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[12] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[100] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[5] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[53] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[52] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[51] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[50] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[4] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[49] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[48] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[3] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[2] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[1] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ], + [ + "\\signal_buffers[0] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 206 ], + [ "VPWR", 206 ], + [ "VNB", 206 ], + [ "VPB", 206 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "mgmt_protect", + "mgmt_protect" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__diode_2", 3181], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__buf_6", 1432], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__and2_4", 211], + ["sky130_fd_sc_hd__and3b_4", 102], + ["sky130_fd_sc_hd__and2_2", 101], + ["sky130_fd_sc_hd__nand2_8", 51], + ["sky130_fd_sc_hd__nand2_2", 34], + ["sky130_fd_sc_hd__buf_8", 559], + ["sky130_fd_sc_hd__clkinv_8", 19], + ["sky130_fd_sc_hd__clkinv_2", 44], + ["sky130_fd_sc_hd__clkbuf_4", 220], + ["sky130_fd_sc_hd__buf_4", 85], + ["sky130_fd_sc_hd__clkinv_4", 35], + ["sky130_fd_sc_hd__and3b_2", 21], + ["sky130_fd_sc_hd__and2_1", 21], + ["sky130_fd_sc_hd__nand2_4", 66], + ["sky130_fd_sc_hd__inv_2", 58], + ["sky130_fd_sc_hd__clkbuf_8", 12], + ["sky130_fd_sc_hd__and3b_1", 5], + ["sky130_fd_sc_hd__nand2_1", 13], + ["sky130_fd_sc_hd__inv_4", 3], + ["sky130_fd_sc_hd__inv_12", 5], + ["mprj2_logic_high", 1], + ["mprj_logic_high", 1], + ["mgmt_protect_hv", 1], + ["sky130_fd_sc_hd__bufbuf_8", 4], + ["sky130_fd_sc_hd__and2b_4", 1 ] + ], [ + ["sky130_fd_sc_hd__diode_2", 3181 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__buf_6", 1432 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__and2_4", 211 ], + ["sky130_fd_sc_hd__and3b_4", 102 ], + ["sky130_fd_sc_hd__and2_2", 101 ], + ["sky130_fd_sc_hd__nand2_8", 51 ], + ["sky130_fd_sc_hd__nand2_2", 34 ], + ["sky130_fd_sc_hd__buf_8", 559 ], + ["sky130_fd_sc_hd__clkinv_8", 19 ], + ["sky130_fd_sc_hd__clkinv_2", 44 ], + ["sky130_fd_sc_hd__clkbuf_4", 220 ], + ["sky130_fd_sc_hd__buf_4", 85 ], + ["sky130_fd_sc_hd__clkinv_4", 35 ], + ["sky130_fd_sc_hd__and3b_2", 21 ], + ["sky130_fd_sc_hd__and2_1", 21 ], + ["sky130_fd_sc_hd__nand2_4", 66 ], + ["sky130_fd_sc_hd__inv_2", 58 ], + ["sky130_fd_sc_hd__clkbuf_8", 12 ], + ["sky130_fd_sc_hd__and3b_1", 5 ], + ["sky130_fd_sc_hd__nand2_1", 13 ], + ["sky130_fd_sc_hd__inv_4", 3 ], + ["sky130_fd_sc_hd__inv_12", 5 ], + ["mprj2_logic_high", 1 ], + ["mprj_logic_high", 1 ], + ["mgmt_protect_hv", 1 ], + ["sky130_fd_sc_hd__bufbuf_8", 4 ], + ["sky130_fd_sc_hd__and2b_4", 1 ] + ] + ], + "nets": [ + 4204, + 4204 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vccd2", + "vssd2", + "vccd1", + "vssd1", + "vdda1", + "vdda2", + "vssa2", + "vssa1", + "la_data_in_mprj[23]", + "la_data_in_mprj[7]", + "la_oenb_core[68]", + "la_data_in_mprj[22]", + "la_data_in_mprj[38]", + "la_oenb_core[36]", + "la_oenb_core[37]", + "la_oenb_core[47]", + "la_oenb_core[78]", + "mprj_adr_o_user[21]", + "mprj_adr_o_user[29]", + "mprj_adr_o_user[28]", + "mprj_adr_o_user[27]", + "mprj_adr_o_user[26]", + "mprj_adr_o_user[25]", + "mprj_adr_o_user[24]", + "mprj_adr_o_user[30]", + "mprj_adr_o_user[31]", + "mprj_adr_o_user[1]", + "mprj_adr_o_user[0]", + "mprj_adr_o_user[5]", + "mprj_adr_o_user[4]", + "mprj_adr_o_user[3]", + "mprj_adr_o_user[2]", + "la_data_in_mprj[105]", + "la_data_in_mprj[103]", + "la_data_in_mprj[104]", + "la_data_in_mprj[44]", + "la_data_in_mprj[30]", + "la_data_in_mprj[45]", + "la_data_in_mprj[70]", + "la_data_in_mprj[69]", + "la_data_in_mprj[68]", + "la_data_in_mprj[41]", + "la_data_in_mprj[32]", + "la_data_in_mprj[102]", + "la_data_in_mprj[71]", + "la_data_in_mprj[72]", + "la_data_in_mprj[73]", + "la_data_in_mprj[74]", + "la_data_in_mprj[91]", + "la_data_in_mprj[92]", + "la_data_in_mprj[95]", + "la_data_in_mprj[93]", + "la_data_in_mprj[101]", + "la_data_in_mprj[94]", + "user2_vdd_powergood", + "la_oenb_core[32]", + "la_oenb_core[35]", + "la_oenb_core[43]", + "la_oenb_core[46]", + "la_oenb_core[48]", + "user1_vdd_powergood", + "la_oenb_core[31]", + "la_oenb_core[40]", + "user_clock2", + "mprj_sel_o_user[3]", + "mprj_sel_o_user[2]", + "mprj_sel_o_user[0]", + "mprj_sel_o_user[1]", + "mprj_dat_o_user[22]", + "mprj_dat_o_user[24]", + "mprj_dat_o_user[23]", + "mprj_dat_o_user[31]", + "mprj_dat_o_user[26]", + "mprj_dat_o_user[27]", + "mprj_dat_o_user[25]", + "mprj_dat_i_core[3]", + "mprj_dat_o_user[28]", + "mprj_dat_o_user[29]", + "mprj_dat_o_user[30]", + "mprj_dat_i_core[7]", + "mprj_we_o_user", + "la_data_in_mprj[28]", + "la_data_in_mprj[127]", + "la_data_in_mprj[29]", + "la_data_in_mprj[27]", + "la_data_in_mprj[42]", + "la_data_in_mprj[31]", + "la_data_in_mprj[43]", + "la_data_in_mprj[21]", + "la_data_in_mprj[126]", + "la_data_in_mprj[39]", + "la_data_in_mprj[18]", + "la_data_in_mprj[49]", + "la_data_in_mprj[17]", + "la_data_in_mprj[125]", + "la_data_in_mprj[19]", + "la_data_in_mprj[20]", + "la_data_in_mprj[46]", + "la_data_in_mprj[67]", + "la_data_in_mprj[40]", + "la_data_in_mprj[33]", + "la_data_in_mprj[47]", + "la_data_in_mprj[48]", + "la_data_in_mprj[75]", + "la_data_in_mprj[89]", + "la_data_in_mprj[90]", + "la_data_in_mprj[106]", + "la_data_in_mprj[96]", + "la_data_in_mprj[107]", + "la_data_in_mprj[100]", + "la_data_in_mprj[76]", + "la_data_in_mprj[98]", + "la_data_in_mprj[88]", + "la_data_in_mprj[99]", + "la_data_in_mprj[77]", + "la_data_in_mprj[97]", + "la_data_in_mprj[123]", + "la_data_in_mprj[117]", + "la_data_in_mprj[115]", + "la_data_in_mprj[116]", + "la_data_in_mprj[122]", + "la_data_in_mprj[34]", + "la_data_in_mprj[50]", + "la_data_in_mprj[64]", + "la_data_in_mprj[66]", + "la_oenb_core[102]", + "la_oenb_core[103]", + "la_oenb_core[107]", + "la_oenb_core[106]", + "la_oenb_core[108]", + "la_oenb_core[109]", + "la_oenb_core[110]", + "la_oenb_core[111]", + "la_oenb_core[122]", + "la_oenb_core[101]", + "la_oenb_core[104]", + "la_oenb_core[105]", + "la_oenb_core[123]", + "la_oenb_core[124]", + "la_oenb_core[125]", + "la_oenb_core[27]", + "la_oenb_core[29]", + "la_oenb_core[51]", + "la_oenb_core[54]", + "la_oenb_core[59]", + "la_oenb_core[62]", + "la_oenb_core[100]", + "la_oenb_core[63]", + "la_oenb_core[74]", + "la_oenb_core[73]", + "la_oenb_core[80]", + "la_oenb_core[81]", + "la_oenb_core[72]", + "la_oenb_core[79]", + "la_oenb_core[75]", + "la_oenb_core[76]", + "la_oenb_core[77]", + "la_oenb_core[82]", + "la_oenb_core[83]", + "la_oenb_core[84]", + "la_oenb_core[85]", + "la_oenb_core[86]", + "la_oenb_core[116]", + "la_oenb_core[87]", + "la_oenb_core[88]", + "la_oenb_core[93]", + "la_oenb_core[92]", + "la_oenb_core[64]", + "la_oenb_core[97]", + "la_oenb_core[98]", + "la_oenb_core[94]", + "la_oenb_core[95]", + "la_oenb_core[117]", + "la_oenb_core[113]", + "la_oenb_core[118]", + "la_oenb_core[115]", + "la_oenb_core[114]", + "la_oenb_core[71]", + "la_oenb_core[112]", + "la_oenb_core[121]", + "la_oenb_core[120]", + "la_oenb_core[119]", + "la_oenb_core[96]", + "la_oenb_core[99]", + "la_data_in_core[32]", + "la_data_in_core[100]", + "la_data_in_core[107]", + "la_data_in_core[125]", + "la_data_in_core[33]", + "la_data_in_core[62]", + "la_data_in_core[31]", + "la_data_in_core[30]", + "la_data_in_core[29]", + "la_data_in_core[101]", + "la_data_in_core[124]", + "la_data_in_core[105]", + "la_data_in_core[104]", + "la_data_in_core[123]", + "la_data_in_core[122]", + "la_data_in_core[108]", + "la_data_in_core[106]", + "la_data_in_core[96]", + "la_data_in_core[99]", + "la_oenb_core[61]", + "la_oenb_core[8]", + "la_oenb_core[126]", + "la_oenb_core[57]", + "la_oenb_core[25]", + "la_oenb_core[15]", + "la_oenb_core[7]", + "la_oenb_core[44]", + "la_oenb_core[91]", + "la_oenb_core[12]", + "mprj_adr_o_user[18]", + "mprj_cyc_o_user", + "la_data_in_core[109]", + "la_data_in_core[110]", + "la_data_in_core[111]", + "la_data_in_core[117]", + "la_data_in_core[112]", + "la_data_in_core[120]", + "la_data_in_core[121]", + "la_data_in_core[119]", + "la_data_in_core[65]", + "la_data_in_core[69]", + "la_data_in_core[70]", + "la_data_in_core[67]", + "la_data_in_core[66]", + "la_data_in_core[71]", + "la_data_in_core[64]", + "la_data_in_core[63]", + "la_data_in_core[113]", + "la_data_in_core[118]", + "la_data_in_core[115]", + "la_data_in_core[114]", + "la_data_in_core[73]", + "la_data_in_core[78]", + "la_data_in_core[79]", + "la_data_in_core[77]", + "la_data_in_core[76]", + "la_data_in_core[75]", + "la_data_in_core[74]", + "la_data_in_core[72]", + "la_data_in_core[80]", + "la_data_in_core[81]", + "la_data_in_core[82]", + "la_data_in_core[84]", + "la_data_in_core[83]", + "la_data_in_core[116]", + "la_data_in_core[88]", + "la_data_in_core[87]", + "la_data_in_core[86]", + "la_data_in_core[85]", + "la_data_in_core[98]", + "la_data_in_core[97]", + "la_data_in_core[35]", + "la_data_in_core[13]", + "la_data_in_core[4]", + "la_data_in_core[39]", + "la_data_in_core[51]", + "la_data_in_core[38]", + "la_data_in_core[57]", + "la_data_in_core[37]", + "la_data_in_core[36]", + "la_data_in_core[11]", + "la_data_in_core[17]", + "la_data_in_core[127]", + "la_data_in_core[126]", + "la_data_in_core[42]", + "la_data_in_core[41]", + "la_data_in_core[60]", + "la_data_in_core[50]", + "la_data_in_core[19]", + "la_data_in_core[20]", + "la_data_in_core[93]", + "la_data_in_core[92]", + "la_data_in_core[91]", + "la_data_in_core[90]", + "la_data_in_core[102]", + "la_data_in_core[103]", + "la_data_in_core[12]", + "la_data_in_core[25]", + "la_data_in_core[44]", + "la_data_in_core[34]", + "la_data_in_core[43]", + "la_data_in_core[61]", + "la_data_in_core[40]", + "la_data_in_core[8]", + "la_data_in_core[15]", + "la_data_in_core[7]", + "la_data_in_core[21]", + "la_data_in_core[22]", + "la_data_in_core[24]", + "la_data_in_core[14]", + "la_data_in_core[0]", + "la_data_in_core[5]", + "la_data_in_core[3]", + "la_data_in_core[89]", + "la_data_in_core[59]", + "la_data_in_core[49]", + "la_data_in_core[48]", + "la_data_in_core[28]", + "la_data_in_core[23]", + "la_data_in_core[6]", + "la_data_in_core[2]", + "la_data_in_core[1]", + "la_data_in_core[18]", + "la_data_in_core[47]", + "la_data_in_core[27]", + "la_data_in_core[46]", + "la_data_in_core[45]", + "la_data_in_core[94]", + "la_data_in_core[95]", + "la_data_in_core[16]", + "la_data_in_core[10]", + "la_data_in_core[9]", + "la_oenb_core[60]", + "la_oenb_core[20]", + "la_oenb_core[19]", + "la_oenb_core[38]", + "la_oenb_core[26]", + "la_oenb_core[55]", + "la_oenb_core[45]", + "la_oenb_core[28]", + "la_oenb_core[34]", + "la_oenb_core[33]", + "la_oenb_core[18]", + "la_oenb_core[23]", + "la_oenb_core[2]", + "la_oenb_core[1]", + "la_oenb_core[6]", + "la_oenb_core[42]", + "la_oenb_core[14]", + "la_oenb_core[21]", + "la_oenb_core[22]", + "la_oenb_core[24]", + "la_oenb_core[5]", + "la_oenb_core[0]", + "la_oenb_core[3]", + "la_oenb_core[89]", + "la_oenb_core[127]", + "la_oenb_core[17]", + "la_oenb_core[90]", + "la_oenb_core[11]", + "la_oenb_core[10]", + "la_oenb_core[16]", + "la_oenb_core[9]", + "mprj_adr_o_user[20]", + "la_data_in_core[58]", + "la_data_in_core[26]", + "la_data_in_core[52]", + "la_data_in_core[53]", + "la_data_in_core[54]", + "la_data_in_core[55]", + "la_data_in_core[56]", + "la_oenb_core[41]", + "la_oenb_core[49]", + "la_oenb_core[53]", + "la_oenb_core[56]", + "mprj_adr_o_user[19]", + "mprj_adr_o_user[23]", + "mprj_adr_o_user[7]", + "mprj_adr_o_user[16]", + "mprj_adr_o_user[8]", + "mprj_adr_o_user[15]", + "la_oenb_core[39]", + "la_oenb_core[13]", + "la_oenb_core[4]", + "mprj_dat_i_core[1]", + "mprj_dat_i_core[8]", + "la_oenb_core[58]", + "mprj_adr_o_user[12]", + "mprj_adr_o_user[14]", + "mprj_adr_o_user[17]", + "mprj_adr_o_user[6]", + "mprj_adr_o_user[9]", + "mprj_dat_o_user[2]", + "mprj_adr_o_user[13]", + "mprj_adr_o_user[22]", + "mprj_dat_o_user[1]", + "mprj_dat_o_user[0]", + "mprj_adr_o_user[11]", + "mprj_dat_o_user[3]", + "mprj_dat_o_user[7]", + "mprj_dat_o_user[6]", + "la_oenb_core[50]", + "la_oenb_core[52]", + "mprj_adr_o_user[10]", + "mprj_dat_o_user[4]", + "mprj_dat_o_user[5]", + "mprj_dat_o_user[13]", + "mprj_dat_o_user[14]", + "mprj_stb_o_user", + "mprj_dat_o_user[12]", + "mprj_dat_o_user[11]", + "mprj_dat_o_user[10]", + "mprj_dat_o_user[9]", + "mprj_dat_o_user[8]", + "mprj_dat_o_user[17]", + "mprj_dat_o_user[18]", + "mprj_dat_o_user[19]", + "mprj_dat_o_user[20]", + "mprj_dat_o_user[21]", + "mprj_dat_o_user[15]", + "mprj_dat_o_user[16]", + "user1_vcc_powergood", + "mprj_dat_i_core[23]", + "mprj_dat_i_core[29]", + "mprj_dat_i_core[30]", + "mprj_dat_i_core[28]", + "mprj_dat_i_core[31]", + "mprj_dat_i_core[25]", + "mprj_dat_i_core[26]", + "mprj_dat_i_core[22]", + "mprj_dat_i_core[24]", + "mprj_dat_i_core[27]", + "mprj_dat_i_core[5]", + "mprj_dat_i_core[6]", + "mprj_dat_i_core[4]", + "mprj_dat_i_core[19]", + "mprj_dat_i_core[18]", + "mprj_dat_i_core[2]", + "mprj_dat_i_core[14]", + "mprj_dat_i_core[13]", + "mprj_dat_i_core[12]", + "mprj_dat_i_core[11]", + "mprj_dat_i_core[17]", + "mprj_dat_i_core[16]", + "mprj_dat_i_core[15]", + "mprj_dat_i_core[20]", + "mprj_dat_i_core[21]", + "mprj_dat_i_core[0]", + "mprj_ack_i_core", + "mprj_dat_i_core[10]", + "mprj_dat_i_core[9]", + "user2_vcc_powergood", + "user_clock", + "la_data_in_core[68]", + "la_data_in_mprj[57]", + "la_data_in_mprj[58]", + "la_data_in_mprj[59]", + "la_data_in_mprj[60]", + "la_data_in_mprj[6]", + "la_data_in_mprj[10]", + "la_data_in_mprj[1]", + "la_data_in_mprj[2]", + "la_data_in_mprj[3]", + "la_data_in_mprj[0]", + "la_data_in_mprj[5]", + "user_reset", + "la_data_in_mprj[118]", + "la_data_in_mprj[114]", + "la_data_in_mprj[119]", + "la_data_in_mprj[121]", + "la_data_in_mprj[120]", + "la_data_in_mprj[15]", + "la_data_in_mprj[13]", + "la_data_in_mprj[16]", + "la_data_in_mprj[51]", + "la_data_in_mprj[62]", + "la_data_in_mprj[63]", + "la_data_in_mprj[65]", + "la_data_in_mprj[78]", + "la_data_in_mprj[79]", + "la_data_in_mprj[87]", + "la_data_in_mprj[82]", + "la_data_in_mprj[83]", + "la_data_in_mprj[84]", + "la_data_in_mprj[85]", + "la_data_in_mprj[108]", + "la_data_in_mprj[8]", + "la_data_in_mprj[14]", + "la_data_in_mprj[124]", + "la_data_in_mprj[12]", + "la_data_in_mprj[35]", + "la_data_in_mprj[24]", + "la_data_in_mprj[4]", + "la_data_in_mprj[26]", + "la_data_in_mprj[25]", + "user_irq[0]", + "la_data_in_mprj[36]", + "la_data_in_mprj[37]", + "user_irq[2]", + "user_irq[1]", + "la_data_in_mprj[111]", + "la_data_in_mprj[110]", + "la_data_in_mprj[109]", + "la_data_in_mprj[113]", + "la_data_in_mprj[112]", + "la_data_in_mprj[52]", + "la_data_in_mprj[53]", + "la_data_in_mprj[54]", + "la_data_in_mprj[61]", + "la_data_in_mprj[80]", + "la_data_in_mprj[81]", + "la_data_in_mprj[86]", + "la_data_in_mprj[11]", + "la_data_in_mprj[55]", + "la_data_in_mprj[56]", + "la_data_in_mprj[9]", + "la_oenb_core[30]", + "la_oenb_core[69]", + "la_oenb_core[65]", + "la_oenb_core[70]", + "la_oenb_core[67]", + "la_oenb_core[66]", + "la_data_out_core[28]", + "la_data_out_core[29]", + "la_data_out_core[27]", + "la_data_out_core[127]", + "la_data_out_core[31]", + "la_data_out_core[43]", + "la_data_out_core[42]", + "la_data_out_core[38]", + "la_data_out_core[22]", + "la_data_out_core[24]", + "la_data_out_core[4]", + "la_data_out_core[23]", + "la_data_out_core[58]", + "la_data_out_core[59]", + "la_data_out_core[60]", + "la_data_out_core[36]", + "la_data_out_core[37]", + "la_data_out_core[26]", + "user_irq_core[0]", + "la_data_out_core[25]", + "la_data_out_core[126]", + "la_data_out_core[61]", + "la_data_out_core[21]", + "user_irq_core[2]", + "user_irq_core[1]", + "la_data_out_core[6]", + "la_data_out_core[10]", + "la_data_out_core[0]", + "la_data_out_core[5]", + "la_data_out_core[1]", + "la_data_out_core[2]", + "la_data_out_core[3]", + "la_data_out_core[13]", + "la_data_out_core[15]", + "la_data_out_core[44]", + "la_data_out_core[52]", + "la_data_out_core[53]", + "la_data_out_core[17]", + "la_data_out_core[125]", + "la_data_out_core[19]", + "la_data_out_core[20]", + "la_data_out_core[67]", + "la_data_out_core[46]", + "la_data_out_core[50]", + "la_data_out_core[64]", + "la_data_out_core[66]", + "la_data_out_core[30]", + "la_data_out_core[45]", + "la_data_out_core[68]", + "la_data_out_core[70]", + "la_data_out_core[69]", + "la_data_out_core[18]", + "la_data_out_core[49]", + "la_data_out_core[16]", + "la_data_out_core[51]", + "la_data_out_core[62]", + "la_data_out_core[63]", + "la_data_out_core[65]", + "la_data_out_core[57]", + "la_data_out_core[12]", + "la_data_out_core[7]", + "la_data_out_core[121]", + "la_data_out_core[122]", + "la_data_out_core[123]", + "la_data_out_core[97]", + "la_data_out_core[77]", + "la_data_out_core[95]", + "la_data_out_core[91]", + "la_data_out_core[92]", + "la_data_out_core[120]", + "la_data_out_core[35]", + "la_data_out_core[88]", + "la_data_out_core[99]", + "la_data_out_core[98]", + "la_data_out_core[9]", + "la_data_out_core[11]", + "la_data_out_core[39]", + "la_data_out_core[78]", + "la_data_out_core[55]", + "la_data_out_core[56]", + "mprj_dat_i_user[12]", + "mprj_dat_i_user[13]", + "mprj_dat_i_user[14]", + "la_data_out_core[105]", + "mprj_dat_i_user[23]", + "la_data_out_core[114]", + "la_data_out_core[118]", + "la_data_out_core[119]", + "la_data_out_core[106]", + "la_data_out_core[96]", + "la_data_out_core[117]", + "la_data_out_core[115]", + "la_data_out_core[116]", + "la_data_out_core[89]", + "la_data_out_core[90]", + "la_data_out_core[113]", + "la_data_out_core[112]", + "la_data_out_core[103]", + "la_data_out_core[104]", + "la_data_out_core[110]", + "la_data_out_core[109]", + "la_data_out_core[111]", + "la_data_out_core[84]", + "la_data_out_core[83]", + "la_data_out_core[82]", + "la_data_out_core[85]", + "la_data_out_core[86]", + "la_data_out_core[81]", + "la_data_out_core[107]", + "la_data_out_core[100]", + "la_data_out_core[76]", + "la_data_out_core[41]", + "la_data_out_core[93]", + "la_data_out_core[40]", + "la_data_out_core[54]", + "la_data_out_core[79]", + "la_data_out_core[80]", + "la_data_out_core[87]", + "mprj_dat_i_user[24]", + "la_data_out_core[14]", + "la_data_out_core[124]", + "la_data_out_core[101]", + "la_data_out_core[94]", + "la_data_out_core[108]", + "la_data_out_core[8]", + "la_data_out_core[32]", + "la_data_out_core[102]", + "la_data_out_core[71]", + "la_data_out_core[72]", + "la_data_out_core[73]", + "la_data_out_core[74]", + "la_data_out_core[33]", + "la_data_out_core[47]", + "la_data_out_core[48]", + "la_data_out_core[75]", + "la_data_out_core[34]", + "mprj_dat_i_user[22]", + "mprj_dat_i_user[26]", + "mprj_dat_i_user[25]", + "mprj_dat_i_user[19]", + "mprj_dat_i_user[18]", + "mprj_dat_i_user[2]", + "mprj_dat_i_user[29]", + "mprj_dat_i_user[28]", + "mprj_dat_i_user[30]", + "mprj_dat_i_user[31]", + "mprj_dat_i_user[3]", + "mprj_dat_i_user[27]", + "mprj_dat_i_user[5]", + "mprj_dat_i_user[4]", + "mprj_dat_i_user[6]", + "mprj_dat_i_user[11]", + "mprj_dat_i_user[7]", + "mprj_dat_i_user[17]", + "mprj_dat_i_user[16]", + "mprj_dat_i_user[15]", + "mprj_dat_i_user[20]", + "mprj_dat_i_user[21]", + "mprj_dat_i_user[8]", + "mprj_dat_i_user[0]", + "mprj_dat_i_user[10]", + "mprj_dat_i_user[9]", + "mprj_ack_i_user", + "mprj_dat_i_user[1]", + "la_oenb_mprj[46]", + "la_oenb_mprj[48]", + "la_oenb_mprj[54]", + "la_oenb_mprj[107]", + "la_oenb_mprj[7]", + "la_oenb_mprj[15]", + "la_oenb_mprj[12]", + "la_oenb_mprj[103]", + "la_oenb_mprj[102]", + "la_oenb_mprj[109]", + "la_oenb_mprj[110]", + "la_oenb_mprj[111]", + "la_oenb_mprj[27]", + "la_oenb_mprj[106]", + "la_oenb_mprj[108]", + "la_oenb_mprj[126]", + "la_oenb_mprj[38]", + "la_oenb_mprj[17]", + "la_oenb_mprj[127]", + "la_oenb_mprj[90]", + "la_oenb_mprj[125]", + "la_oenb_mprj[33]", + "la_oenb_mprj[19]", + "la_oenb_mprj[20]", + "la_oenb_mprj[42]", + "la_oenb_mprj[60]", + "la_oenb_mprj[61]", + "la_oenb_mprj[45]", + "la_oenb_mprj[14]", + "la_oenb_mprj[0]", + "la_oenb_mprj[3]", + "la_oenb_mprj[5]", + "la_oenb_mprj[89]", + "la_oenb_mprj[24]", + "la_oenb_mprj[22]", + "la_oenb_mprj[21]", + "la_oenb_mprj[57]", + "la_oenb_mprj[8]", + "la_oenb_mprj[47]", + "la_oenb_mprj[78]", + "la_oenb_mprj[59]", + "la_oenb_mprj[94]", + "la_oenb_mprj[95]", + "la_oenb_mprj[40]", + "la_oenb_mprj[43]", + "la_oenb_mprj[36]", + "la_oenb_mprj[37]", + "la_oenb_mprj[92]", + "la_oenb_mprj[93]", + "la_oenb_mprj[31]", + "la_oenb_mprj[122]", + "la_oenb_mprj[11]", + "la_oenb_mprj[50]", + "la_oenb_mprj[9]", + "la_oenb_mprj[10]", + "la_oenb_mprj[16]", + "la_oenb_mprj[101]", + "la_oenb_mprj[104]", + "la_oenb_mprj[105]", + "la_oenb_mprj[123]", + "la_oenb_mprj[124]", + "la_oenb_mprj[26]", + "la_oenb_mprj[55]", + "la_oenb_mprj[25]", + "la_oenb_mprj[44]", + "la_oenb_mprj[49]", + "la_oenb_mprj[53]", + "la_oenb_mprj[56]", + "la_oenb_mprj[52]", + "la_oenb_mprj[28]", + "la_oenb_mprj[34]", + "la_oenb_mprj[1]", + "la_oenb_mprj[2]", + "la_oenb_mprj[23]", + "la_oenb_mprj[18]", + "la_oenb_mprj[6]", + "la_oenb_mprj[91]", + "la_oenb_mprj[41]", + "la_iena_mprj[126]", + "la_data_out_mprj[52]", + "la_data_out_mprj[53]", + "la_data_out_mprj[54]", + "la_data_out_mprj[55]", + "la_data_out_mprj[56]", + "la_data_out_mprj[110]", + "la_data_out_mprj[111]", + "la_data_out_mprj[120]", + "la_data_out_mprj[119]", + "la_data_out_mprj[121]", + "la_data_out_mprj[79]", + "la_data_out_mprj[77]", + "la_data_out_mprj[76]", + "la_data_out_mprj[75]", + "la_data_out_mprj[74]", + "la_data_out_mprj[72]", + "la_iena_mprj[120]", + "la_iena_mprj[21]", + "la_iena_mprj[29]", + "la_iena_mprj[27]", + "la_iena_mprj[127]", + "la_iena_mprj[19]", + "la_iena_mprj[20]", + "la_iena_mprj[125]", + "la_iena_mprj[45]", + "la_iena_mprj[64]", + "la_iena_mprj[66]", + "la_iena_mprj[67]", + "la_iena_mprj[46]", + "la_iena_mprj[70]", + "la_iena_mprj[69]", + "la_iena_mprj[68]", + "la_iena_mprj[18]", + "la_iena_mprj[44]", + "la_iena_mprj[49]", + "la_data_out_mprj[58]", + "la_iena_mprj[101]", + "la_iena_mprj[119]", + "la_iena_mprj[121]", + "la_iena_mprj[122]", + "la_iena_mprj[123]", + "la_iena_mprj[47]", + "mprj_sel_o_core[3]", + "la_oenb_mprj[30]", + "la_oenb_mprj[32]", + "la_oenb_mprj[35]", + "la_oenb_mprj[51]", + "la_oenb_mprj[58]", + "la_oenb_mprj[100]", + "la_oenb_mprj[29]", + "la_oenb_mprj[62]", + "la_oenb_mprj[66]", + "la_oenb_mprj[67]", + "la_oenb_mprj[70]", + "la_oenb_mprj[117]", + "la_oenb_mprj[63]", + "la_oenb_mprj[97]", + "la_oenb_mprj[98]", + "la_oenb_mprj[112]", + "la_oenb_mprj[120]", + "la_oenb_mprj[119]", + "la_oenb_mprj[121]", + "la_oenb_mprj[113]", + "la_oenb_mprj[114]", + "la_oenb_mprj[115]", + "la_oenb_mprj[118]", + "la_oenb_mprj[64]", + "la_oenb_mprj[71]", + "la_oenb_mprj[96]", + "la_oenb_mprj[99]", + "la_oenb_mprj[73]", + "la_oenb_mprj[80]", + "la_oenb_mprj[81]", + "la_oenb_mprj[72]", + "la_oenb_mprj[74]", + "la_oenb_mprj[75]", + "la_oenb_mprj[76]", + "la_oenb_mprj[77]", + "la_oenb_mprj[79]", + "la_data_out_mprj[65]", + "la_data_out_mprj[66]", + "la_data_out_mprj[67]", + "la_data_out_mprj[70]", + "la_data_out_mprj[81]", + "la_data_out_mprj[80]", + "la_data_out_mprj[113]", + "la_data_out_mprj[114]", + "la_data_out_mprj[115]", + "la_data_out_mprj[118]", + "la_data_out_mprj[63]", + "la_data_out_mprj[64]", + "la_data_out_mprj[71]", + "la_iena_mprj[28]", + "mprj_dat_o_core[29]", + "mprj_dat_o_core[30]", + "caravel_rstn", + "mprj_adr_o_core[22]", + "mprj_adr_o_core[0]", + "mprj_adr_o_core[31]", + "mprj_adr_o_core[9]", + "mprj_adr_o_core[6]", + "mprj_iena_wb", + "mprj_dat_o_core[10]", + "mprj_dat_o_core[11]", + "mprj_dat_o_core[12]", + "mprj_dat_o_core[14]", + "mprj_dat_o_core[13]", + "mprj_dat_o_core[16]", + "mprj_dat_o_core[15]", + "mprj_dat_o_core[17]", + "mprj_dat_o_core[8]", + "mprj_dat_o_core[9]", + "mprj_stb_o_core", + "la_oenb_mprj[68]", + "la_oenb_mprj[69]", + "la_oenb_mprj[65]", + "la_oenb_mprj[84]", + "la_oenb_mprj[88]", + "la_oenb_mprj[116]", + "la_oenb_mprj[86]", + "la_oenb_mprj[85]", + "la_oenb_mprj[87]", + "la_oenb_mprj[83]", + "la_oenb_mprj[82]", + "la_data_out_mprj[68]", + "la_data_out_mprj[69]", + "la_data_out_mprj[83]", + "la_data_out_mprj[84]", + "la_data_out_mprj[116]", + "la_data_out_mprj[85]", + "la_data_out_mprj[86]", + "la_data_out_mprj[87]", + "la_data_out_mprj[88]", + "la_data_out_mprj[82]", + "la_data_out_mprj[117]", + "mprj_dat_o_core[23]", + "mprj_dat_o_core[24]", + "mprj_dat_o_core[28]", + "mprj_dat_o_core[25]", + "mprj_dat_o_core[27]", + "mprj_dat_o_core[26]", + "mprj_dat_o_core[31]", + "mprj_adr_o_core[13]", + "mprj_dat_o_core[2]", + "mprj_adr_o_core[11]", + "mprj_dat_o_core[3]", + "mprj_dat_o_core[6]", + "mprj_dat_o_core[7]", + "mprj_adr_o_core[10]", + "mprj_dat_o_core[4]", + "mprj_dat_o_core[5]", + "mprj_adr_o_core[14]", + "mprj_adr_o_core[17]", + "mprj_adr_o_core[12]", + "mprj_adr_o_core[20]", + "mprj_adr_o_core[23]", + "mprj_adr_o_core[19]", + "mprj_adr_o_core[18]", + "mprj_adr_o_core[16]", + "mprj_adr_o_core[7]", + "mprj_cyc_o_core", + "mprj_adr_o_core[1]", + "mprj_adr_o_core[2]", + "mprj_adr_o_core[3]", + "mprj_adr_o_core[4]", + "mprj_adr_o_core[5]", + "mprj_adr_o_core[15]", + "mprj_adr_o_core[21]", + "mprj_adr_o_core[8]", + "mprj_adr_o_core[24]", + "mprj_adr_o_core[25]", + "mprj_adr_o_core[26]", + "mprj_adr_o_core[27]", + "mprj_adr_o_core[28]", + "mprj_adr_o_core[29]", + "mprj_adr_o_core[30]", + "mprj_dat_o_core[0]", + "mprj_dat_o_core[1]", + "mprj_dat_o_core[18]", + "mprj_dat_o_core[19]", + "mprj_dat_o_core[20]", + "mprj_dat_o_core[21]", + "mprj_dat_o_core[22]", + "mprj_we_o_core", + "la_data_out_mprj[39]", + "la_data_out_mprj[13]", + "la_data_out_mprj[4]", + "la_iena_mprj[35]", + "la_iena_mprj[54]", + "la_iena_mprj[55]", + "la_iena_mprj[56]", + "la_iena_mprj[57]", + "la_iena_mprj[77]", + "la_iena_mprj[90]", + "la_iena_mprj[93]", + "la_data_out_mprj[51]", + "la_iena_mprj[4]", + "la_iena_mprj[1]", + "la_iena_mprj[2]", + "la_iena_mprj[3]", + "user_irq_ena[1]", + "la_iena_mprj[10]", + "la_iena_mprj[0]", + "la_iena_mprj[5]", + "la_data_out_mprj[102]", + "la_data_out_mprj[103]", + "la_data_out_mprj[11]", + "la_data_out_mprj[126]", + "la_data_out_mprj[127]", + "la_data_out_mprj[17]", + "la_data_out_mprj[19]", + "la_data_out_mprj[20]", + "la_data_out_mprj[41]", + "la_data_out_mprj[42]", + "la_data_out_mprj[50]", + "la_data_out_mprj[60]", + "la_data_out_mprj[90]", + "la_data_out_mprj[91]", + "la_data_out_mprj[92]", + "la_data_out_mprj[93]", + "la_iena_mprj[13]", + "la_iena_mprj[36]", + "la_iena_mprj[37]", + "la_iena_mprj[38]", + "la_iena_mprj[58]", + "la_iena_mprj[59]", + "la_iena_mprj[60]", + "la_iena_mprj[6]", + "la_iena_mprj[96]", + "la_data_out_mprj[112]", + "caravel_clk", + "caravel_clk2", + "la_iena_mprj[117]", + "la_iena_mprj[115]", + "la_iena_mprj[116]", + "la_iena_mprj[111]", + "la_iena_mprj[110]", + "la_iena_mprj[109]", + "la_iena_mprj[34]", + "la_iena_mprj[39]", + "la_iena_mprj[40]", + "la_iena_mprj[41]", + "la_iena_mprj[42]", + "la_iena_mprj[78]", + "la_iena_mprj[7]", + "la_iena_mprj[81]", + "la_iena_mprj[82]", + "la_iena_mprj[83]", + "la_iena_mprj[84]", + "la_iena_mprj[85]", + "la_iena_mprj[86]", + "la_iena_mprj[89]", + "la_iena_mprj[108]", + "la_iena_mprj[8]", + "la_iena_mprj[88]", + "la_iena_mprj[87]", + "la_iena_mprj[92]", + "la_iena_mprj[91]", + "la_iena_mprj[95]", + "la_iena_mprj[9]", + "la_data_out_mprj[32]", + "la_iena_mprj[79]", + "la_iena_mprj[80]", + "la_data_out_mprj[36]", + "la_data_out_mprj[37]", + "la_data_out_mprj[38]", + "la_data_out_mprj[57]", + "la_oenb_mprj[39]", + "la_oenb_mprj[4]", + "la_oenb_mprj[13]", + "la_iena_mprj[15]", + "la_data_out_mprj[35]", + "la_iena_mprj[118]", + "la_iena_mprj[107]", + "la_iena_mprj[113]", + "la_iena_mprj[103]", + "la_iena_mprj[104]", + "la_iena_mprj[112]", + "la_iena_mprj[114]", + "la_iena_mprj[100]", + "la_iena_mprj[31]", + "la_iena_mprj[43]", + "la_iena_mprj[48]", + "la_iena_mprj[71]", + "la_iena_mprj[72]", + "la_iena_mprj[73]", + "la_iena_mprj[74]", + "la_iena_mprj[75]", + "la_iena_mprj[76]", + "la_iena_mprj[94]", + "la_iena_mprj[124]", + "la_iena_mprj[102]", + "la_iena_mprj[32]", + "la_iena_mprj[14]", + "la_iena_mprj[33]", + "la_iena_mprj[12]", + "la_iena_mprj[97]", + "la_iena_mprj[98]", + "la_iena_mprj[11]", + "la_iena_mprj[99]", + "mprj_sel_o_core[0]", + "mprj_sel_o_core[1]", + "la_iena_mprj[61]", + "user_irq_ena[0]", + "la_iena_mprj[26]", + "la_iena_mprj[25]", + "la_iena_mprj[23]", + "user_irq_ena[2]", + "la_data_out_mprj[109]", + "la_data_out_mprj[12]", + "la_data_out_mprj[25]", + "la_data_out_mprj[27]", + "la_data_out_mprj[28]", + "la_data_out_mprj[34]", + "la_data_out_mprj[40]", + "la_data_out_mprj[43]", + "la_data_out_mprj[44]", + "la_data_out_mprj[45]", + "la_data_out_mprj[46]", + "la_data_out_mprj[47]", + "la_data_out_mprj[48]", + "la_data_out_mprj[49]", + "la_data_out_mprj[59]", + "la_data_out_mprj[61]", + "la_data_out_mprj[23]", + "la_data_out_mprj[18]", + "la_data_out_mprj[1]", + "la_data_out_mprj[2]", + "la_data_out_mprj[6]", + "la_data_out_mprj[73]", + "la_data_out_mprj[78]", + "la_data_out_mprj[15]", + "la_data_out_mprj[7]", + "la_data_out_mprj[21]", + "la_data_out_mprj[89]", + "la_data_out_mprj[0]", + "la_data_out_mprj[14]", + "la_data_out_mprj[3]", + "la_data_out_mprj[5]", + "la_data_out_mprj[22]", + "la_data_out_mprj[24]", + "la_data_out_mprj[8]", + "la_data_out_mprj[95]", + "la_data_out_mprj[94]", + "la_data_out_mprj[98]", + "la_data_out_mprj[97]", + "la_data_out_mprj[10]", + "la_data_out_mprj[16]", + "la_data_out_mprj[9]", + "la_iena_mprj[105]", + "la_iena_mprj[106]", + "la_iena_mprj[22]", + "la_iena_mprj[24]", + "la_iena_mprj[30]", + "la_iena_mprj[17]", + "la_iena_mprj[16]", + "la_iena_mprj[50]", + "la_iena_mprj[51]", + "la_iena_mprj[52]", + "la_iena_mprj[53]", + "la_iena_mprj[62]", + "la_iena_mprj[63]", + "la_iena_mprj[65]", + "mprj_sel_o_core[2]", + "la_data_out_mprj[100]", + "la_data_out_mprj[107]", + "la_data_out_mprj[125]", + "la_data_out_mprj[26]", + "la_data_out_mprj[101]", + "la_data_out_mprj[104]", + "la_data_out_mprj[105]", + "la_data_out_mprj[123]", + "la_data_out_mprj[124]", + "la_data_out_mprj[29]", + "la_data_out_mprj[30]", + "la_data_out_mprj[31]", + "la_data_out_mprj[33]", + "la_data_out_mprj[62]", + "la_data_out_mprj[106]", + "la_data_out_mprj[108]", + "la_data_out_mprj[122]", + "la_data_out_mprj[99]", + "la_data_out_mprj[96]", + "vssd", + "vccd" + ], [ + "vccd2", + "vssd2", + "vccd1", + "vssd1", + "vdda1", + "vdda2", + "vssa2", + "vssa1", + "la_data_in_mprj[23]", + "la_data_in_mprj[7]", + "la_oenb_core[68]", + "la_data_in_mprj[22]", + "la_data_in_mprj[38]", + "la_oenb_core[36]", + "la_oenb_core[37]", + "la_oenb_core[47]", + "la_oenb_core[78]", + "mprj_adr_o_user[21]", + "mprj_adr_o_user[29]", + "mprj_adr_o_user[28]", + "mprj_adr_o_user[27]", + "mprj_adr_o_user[26]", + "mprj_adr_o_user[25]", + "mprj_adr_o_user[24]", + "mprj_adr_o_user[30]", + "mprj_adr_o_user[31]", + "mprj_adr_o_user[1]", + "mprj_adr_o_user[0]", + "mprj_adr_o_user[5]", + "mprj_adr_o_user[4]", + "mprj_adr_o_user[3]", + "mprj_adr_o_user[2]", + "la_data_in_mprj[105]", + "la_data_in_mprj[103]", + "la_data_in_mprj[104]", + "la_data_in_mprj[44]", + "la_data_in_mprj[30]", + "la_data_in_mprj[45]", + "la_data_in_mprj[70]", + "la_data_in_mprj[69]", + "la_data_in_mprj[68]", + "la_data_in_mprj[41]", + "la_data_in_mprj[32]", + "la_data_in_mprj[102]", + "la_data_in_mprj[71]", + "la_data_in_mprj[72]", + "la_data_in_mprj[73]", + "la_data_in_mprj[74]", + "la_data_in_mprj[91]", + "la_data_in_mprj[92]", + "la_data_in_mprj[95]", + "la_data_in_mprj[93]", + "la_data_in_mprj[101]", + "la_data_in_mprj[94]", + "user2_vdd_powergood", + "la_oenb_core[32]", + "la_oenb_core[35]", + "la_oenb_core[43]", + "la_oenb_core[46]", + "la_oenb_core[48]", + "user1_vdd_powergood", + "la_oenb_core[31]", + "la_oenb_core[40]", + "user_clock2", + "mprj_sel_o_user[3]", + "mprj_sel_o_user[2]", + "mprj_sel_o_user[0]", + "mprj_sel_o_user[1]", + "mprj_dat_o_user[22]", + "mprj_dat_o_user[24]", + "mprj_dat_o_user[23]", + "mprj_dat_o_user[31]", + "mprj_dat_o_user[26]", + "mprj_dat_o_user[27]", + "mprj_dat_o_user[25]", + "mprj_dat_i_core[3]", + "mprj_dat_o_user[28]", + "mprj_dat_o_user[29]", + "mprj_dat_o_user[30]", + "mprj_dat_i_core[7]", + "mprj_we_o_user", + "la_data_in_mprj[28]", + "la_data_in_mprj[127]", + "la_data_in_mprj[29]", + "la_data_in_mprj[27]", + "la_data_in_mprj[42]", + "la_data_in_mprj[31]", + "la_data_in_mprj[43]", + "la_data_in_mprj[21]", + "la_data_in_mprj[126]", + "la_data_in_mprj[39]", + "la_data_in_mprj[18]", + "la_data_in_mprj[49]", + "la_data_in_mprj[17]", + "la_data_in_mprj[125]", + "la_data_in_mprj[19]", + "la_data_in_mprj[20]", + "la_data_in_mprj[46]", + "la_data_in_mprj[67]", + "la_data_in_mprj[40]", + "la_data_in_mprj[33]", + "la_data_in_mprj[47]", + "la_data_in_mprj[48]", + "la_data_in_mprj[75]", + "la_data_in_mprj[89]", + "la_data_in_mprj[90]", + "la_data_in_mprj[106]", + "la_data_in_mprj[96]", + "la_data_in_mprj[107]", + "la_data_in_mprj[100]", + "la_data_in_mprj[76]", + "la_data_in_mprj[98]", + "la_data_in_mprj[88]", + "la_data_in_mprj[99]", + "la_data_in_mprj[77]", + "la_data_in_mprj[97]", + "la_data_in_mprj[123]", + "la_data_in_mprj[117]", + "la_data_in_mprj[115]", + "la_data_in_mprj[116]", + "la_data_in_mprj[122]", + "la_data_in_mprj[34]", + "la_data_in_mprj[50]", + "la_data_in_mprj[64]", + "la_data_in_mprj[66]", + "la_oenb_core[102]", + "la_oenb_core[103]", + "la_oenb_core[107]", + "la_oenb_core[106]", + "la_oenb_core[108]", + "la_oenb_core[109]", + "la_oenb_core[110]", + "la_oenb_core[111]", + "la_oenb_core[122]", + "la_oenb_core[101]", + "la_oenb_core[104]", + "la_oenb_core[105]", + "la_oenb_core[123]", + "la_oenb_core[124]", + "la_oenb_core[125]", + "la_oenb_core[27]", + "la_oenb_core[29]", + "la_oenb_core[51]", + "la_oenb_core[54]", + "la_oenb_core[59]", + "la_oenb_core[62]", + "la_oenb_core[100]", + "la_oenb_core[63]", + "la_oenb_core[74]", + "la_oenb_core[73]", + "la_oenb_core[80]", + "la_oenb_core[81]", + "la_oenb_core[72]", + "la_oenb_core[79]", + "la_oenb_core[75]", + "la_oenb_core[76]", + "la_oenb_core[77]", + "la_oenb_core[82]", + "la_oenb_core[83]", + "la_oenb_core[84]", + "la_oenb_core[85]", + "la_oenb_core[86]", + "la_oenb_core[116]", + "la_oenb_core[87]", + "la_oenb_core[88]", + "la_oenb_core[93]", + "la_oenb_core[92]", + "la_oenb_core[64]", + "la_oenb_core[97]", + "la_oenb_core[98]", + "la_oenb_core[94]", + "la_oenb_core[95]", + "la_oenb_core[117]", + "la_oenb_core[113]", + "la_oenb_core[118]", + "la_oenb_core[115]", + "la_oenb_core[114]", + "la_oenb_core[71]", + "la_oenb_core[112]", + "la_oenb_core[121]", + "la_oenb_core[120]", + "la_oenb_core[119]", + "la_oenb_core[96]", + "la_oenb_core[99]", + "la_data_in_core[32]", + "la_data_in_core[100]", + "la_data_in_core[107]", + "la_data_in_core[125]", + "la_data_in_core[33]", + "la_data_in_core[62]", + "la_data_in_core[31]", + "la_data_in_core[30]", + "la_data_in_core[29]", + "la_data_in_core[101]", + "la_data_in_core[124]", + "la_data_in_core[105]", + "la_data_in_core[104]", + "la_data_in_core[123]", + "la_data_in_core[122]", + "la_data_in_core[108]", + "la_data_in_core[106]", + "la_data_in_core[96]", + "la_data_in_core[99]", + "la_oenb_core[61]", + "la_oenb_core[8]", + "la_oenb_core[126]", + "la_oenb_core[57]", + "la_oenb_core[25]", + "la_oenb_core[15]", + "la_oenb_core[7]", + "la_oenb_core[44]", + "la_oenb_core[91]", + "la_oenb_core[12]", + "mprj_adr_o_user[18]", + "mprj_cyc_o_user", + "la_data_in_core[109]", + "la_data_in_core[110]", + "la_data_in_core[111]", + "la_data_in_core[117]", + "la_data_in_core[112]", + "la_data_in_core[120]", + "la_data_in_core[121]", + "la_data_in_core[119]", + "la_data_in_core[65]", + "la_data_in_core[69]", + "la_data_in_core[70]", + "la_data_in_core[67]", + "la_data_in_core[66]", + "la_data_in_core[71]", + "la_data_in_core[64]", + "la_data_in_core[63]", + "la_data_in_core[113]", + "la_data_in_core[118]", + "la_data_in_core[115]", + "la_data_in_core[114]", + "la_data_in_core[73]", + "la_data_in_core[78]", + "la_data_in_core[79]", + "la_data_in_core[77]", + "la_data_in_core[76]", + "la_data_in_core[75]", + "la_data_in_core[74]", + "la_data_in_core[72]", + "la_data_in_core[80]", + "la_data_in_core[81]", + "la_data_in_core[82]", + "la_data_in_core[84]", + "la_data_in_core[83]", + "la_data_in_core[116]", + "la_data_in_core[88]", + "la_data_in_core[87]", + "la_data_in_core[86]", + "la_data_in_core[85]", + "la_data_in_core[98]", + "la_data_in_core[97]", + "la_data_in_core[35]", + "la_data_in_core[13]", + "la_data_in_core[4]", + "la_data_in_core[39]", + "la_data_in_core[51]", + "la_data_in_core[38]", + "la_data_in_core[57]", + "la_data_in_core[37]", + "la_data_in_core[36]", + "la_data_in_core[11]", + "la_data_in_core[17]", + "la_data_in_core[127]", + "la_data_in_core[126]", + "la_data_in_core[42]", + "la_data_in_core[41]", + "la_data_in_core[60]", + "la_data_in_core[50]", + "la_data_in_core[19]", + "la_data_in_core[20]", + "la_data_in_core[93]", + "la_data_in_core[92]", + "la_data_in_core[91]", + "la_data_in_core[90]", + "la_data_in_core[102]", + "la_data_in_core[103]", + "la_data_in_core[12]", + "la_data_in_core[25]", + "la_data_in_core[44]", + "la_data_in_core[34]", + "la_data_in_core[43]", + "la_data_in_core[61]", + "la_data_in_core[40]", + "la_data_in_core[8]", + "la_data_in_core[15]", + "la_data_in_core[7]", + "la_data_in_core[21]", + "la_data_in_core[22]", + "la_data_in_core[24]", + "la_data_in_core[14]", + "la_data_in_core[0]", + "la_data_in_core[5]", + "la_data_in_core[3]", + "la_data_in_core[89]", + "la_data_in_core[59]", + "la_data_in_core[49]", + "la_data_in_core[48]", + "la_data_in_core[28]", + "la_data_in_core[23]", + "la_data_in_core[6]", + "la_data_in_core[2]", + "la_data_in_core[1]", + "la_data_in_core[18]", + "la_data_in_core[47]", + "la_data_in_core[27]", + "la_data_in_core[46]", + "la_data_in_core[45]", + "la_data_in_core[94]", + "la_data_in_core[95]", + "la_data_in_core[16]", + "la_data_in_core[10]", + "la_data_in_core[9]", + "la_oenb_core[60]", + "la_oenb_core[20]", + "la_oenb_core[19]", + "la_oenb_core[38]", + "la_oenb_core[26]", + "la_oenb_core[55]", + "la_oenb_core[45]", + "la_oenb_core[28]", + "la_oenb_core[34]", + "la_oenb_core[33]", + "la_oenb_core[18]", + "la_oenb_core[23]", + "la_oenb_core[2]", + "la_oenb_core[1]", + "la_oenb_core[6]", + "la_oenb_core[42]", + "la_oenb_core[14]", + "la_oenb_core[21]", + "la_oenb_core[22]", + "la_oenb_core[24]", + "la_oenb_core[5]", + "la_oenb_core[0]", + "la_oenb_core[3]", + "la_oenb_core[89]", + "la_oenb_core[127]", + "la_oenb_core[17]", + "la_oenb_core[90]", + "la_oenb_core[11]", + "la_oenb_core[10]", + "la_oenb_core[16]", + "la_oenb_core[9]", + "mprj_adr_o_user[20]", + "la_data_in_core[58]", + "la_data_in_core[26]", + "la_data_in_core[52]", + "la_data_in_core[53]", + "la_data_in_core[54]", + "la_data_in_core[55]", + "la_data_in_core[56]", + "la_oenb_core[41]", + "la_oenb_core[49]", + "la_oenb_core[53]", + "la_oenb_core[56]", + "mprj_adr_o_user[19]", + "mprj_adr_o_user[23]", + "mprj_adr_o_user[7]", + "mprj_adr_o_user[16]", + "mprj_adr_o_user[8]", + "mprj_adr_o_user[15]", + "la_oenb_core[39]", + "la_oenb_core[13]", + "la_oenb_core[4]", + "mprj_dat_i_core[1]", + "mprj_dat_i_core[8]", + "la_oenb_core[58]", + "mprj_adr_o_user[12]", + "mprj_adr_o_user[14]", + "mprj_adr_o_user[17]", + "mprj_adr_o_user[6]", + "mprj_adr_o_user[9]", + "mprj_dat_o_user[2]", + "mprj_adr_o_user[13]", + "mprj_adr_o_user[22]", + "mprj_dat_o_user[1]", + "mprj_dat_o_user[0]", + "mprj_adr_o_user[11]", + "mprj_dat_o_user[3]", + "mprj_dat_o_user[7]", + "mprj_dat_o_user[6]", + "la_oenb_core[50]", + "la_oenb_core[52]", + "mprj_adr_o_user[10]", + "mprj_dat_o_user[4]", + "mprj_dat_o_user[5]", + "mprj_dat_o_user[13]", + "mprj_dat_o_user[14]", + "mprj_stb_o_user", + "mprj_dat_o_user[12]", + "mprj_dat_o_user[11]", + "mprj_dat_o_user[10]", + "mprj_dat_o_user[9]", + "mprj_dat_o_user[8]", + "mprj_dat_o_user[17]", + "mprj_dat_o_user[18]", + "mprj_dat_o_user[19]", + "mprj_dat_o_user[20]", + "mprj_dat_o_user[21]", + "mprj_dat_o_user[15]", + "mprj_dat_o_user[16]", + "user1_vcc_powergood", + "mprj_dat_i_core[23]", + "mprj_dat_i_core[29]", + "mprj_dat_i_core[30]", + "mprj_dat_i_core[28]", + "mprj_dat_i_core[31]", + "mprj_dat_i_core[25]", + "mprj_dat_i_core[26]", + "mprj_dat_i_core[22]", + "mprj_dat_i_core[24]", + "mprj_dat_i_core[27]", + "mprj_dat_i_core[5]", + "mprj_dat_i_core[6]", + "mprj_dat_i_core[4]", + "mprj_dat_i_core[19]", + "mprj_dat_i_core[18]", + "mprj_dat_i_core[2]", + "mprj_dat_i_core[14]", + "mprj_dat_i_core[13]", + "mprj_dat_i_core[12]", + "mprj_dat_i_core[11]", + "mprj_dat_i_core[17]", + "mprj_dat_i_core[16]", + "mprj_dat_i_core[15]", + "mprj_dat_i_core[20]", + "mprj_dat_i_core[21]", + "mprj_dat_i_core[0]", + "mprj_ack_i_core", + "mprj_dat_i_core[10]", + "mprj_dat_i_core[9]", + "user2_vcc_powergood", + "user_clock", + "la_data_in_core[68]", + "la_data_in_mprj[57]", + "la_data_in_mprj[58]", + "la_data_in_mprj[59]", + "la_data_in_mprj[60]", + "la_data_in_mprj[6]", + "la_data_in_mprj[10]", + "la_data_in_mprj[1]", + "la_data_in_mprj[2]", + "la_data_in_mprj[3]", + "la_data_in_mprj[0]", + "la_data_in_mprj[5]", + "user_reset", + "la_data_in_mprj[118]", + "la_data_in_mprj[114]", + "la_data_in_mprj[119]", + "la_data_in_mprj[121]", + "la_data_in_mprj[120]", + "la_data_in_mprj[15]", + "la_data_in_mprj[13]", + "la_data_in_mprj[16]", + "la_data_in_mprj[51]", + "la_data_in_mprj[62]", + "la_data_in_mprj[63]", + "la_data_in_mprj[65]", + "la_data_in_mprj[78]", + "la_data_in_mprj[79]", + "la_data_in_mprj[87]", + "la_data_in_mprj[82]", + "la_data_in_mprj[83]", + "la_data_in_mprj[84]", + "la_data_in_mprj[85]", + "la_data_in_mprj[108]", + "la_data_in_mprj[8]", + "la_data_in_mprj[14]", + "la_data_in_mprj[124]", + "la_data_in_mprj[12]", + "la_data_in_mprj[35]", + "la_data_in_mprj[24]", + "la_data_in_mprj[4]", + "la_data_in_mprj[26]", + "la_data_in_mprj[25]", + "user_irq[0]", + "la_data_in_mprj[36]", + "la_data_in_mprj[37]", + "user_irq[2]", + "user_irq[1]", + "la_data_in_mprj[111]", + "la_data_in_mprj[110]", + "la_data_in_mprj[109]", + "la_data_in_mprj[113]", + "la_data_in_mprj[112]", + "la_data_in_mprj[52]", + "la_data_in_mprj[53]", + "la_data_in_mprj[54]", + "la_data_in_mprj[61]", + "la_data_in_mprj[80]", + "la_data_in_mprj[81]", + "la_data_in_mprj[86]", + "la_data_in_mprj[11]", + "la_data_in_mprj[55]", + "la_data_in_mprj[56]", + "la_data_in_mprj[9]", + "la_oenb_core[30]", + "la_oenb_core[69]", + "la_oenb_core[65]", + "la_oenb_core[70]", + "la_oenb_core[67]", + "la_oenb_core[66]", + "la_data_out_core[28]", + "la_data_out_core[29]", + "la_data_out_core[27]", + "la_data_out_core[127]", + "la_data_out_core[31]", + "la_data_out_core[43]", + "la_data_out_core[42]", + "la_data_out_core[38]", + "la_data_out_core[22]", + "la_data_out_core[24]", + "la_data_out_core[4]", + "la_data_out_core[23]", + "la_data_out_core[58]", + "la_data_out_core[59]", + "la_data_out_core[60]", + "la_data_out_core[36]", + "la_data_out_core[37]", + "la_data_out_core[26]", + "user_irq_core[0]", + "la_data_out_core[25]", + "la_data_out_core[126]", + "la_data_out_core[61]", + "la_data_out_core[21]", + "user_irq_core[2]", + "user_irq_core[1]", + "la_data_out_core[6]", + "la_data_out_core[10]", + "la_data_out_core[0]", + "la_data_out_core[5]", + "la_data_out_core[1]", + "la_data_out_core[2]", + "la_data_out_core[3]", + "la_data_out_core[13]", + "la_data_out_core[15]", + "la_data_out_core[44]", + "la_data_out_core[52]", + "la_data_out_core[53]", + "la_data_out_core[17]", + "la_data_out_core[125]", + "la_data_out_core[19]", + "la_data_out_core[20]", + "la_data_out_core[67]", + "la_data_out_core[46]", + "la_data_out_core[50]", + "la_data_out_core[64]", + "la_data_out_core[66]", + "la_data_out_core[30]", + "la_data_out_core[45]", + "la_data_out_core[68]", + "la_data_out_core[70]", + "la_data_out_core[69]", + "la_data_out_core[18]", + "la_data_out_core[49]", + "la_data_out_core[16]", + "la_data_out_core[51]", + "la_data_out_core[62]", + "la_data_out_core[63]", + "la_data_out_core[65]", + "la_data_out_core[57]", + "la_data_out_core[12]", + "la_data_out_core[7]", + "la_data_out_core[121]", + "la_data_out_core[122]", + "la_data_out_core[123]", + "la_data_out_core[97]", + "la_data_out_core[77]", + "la_data_out_core[95]", + "la_data_out_core[91]", + "la_data_out_core[92]", + "la_data_out_core[120]", + "la_data_out_core[35]", + "la_data_out_core[88]", + "la_data_out_core[99]", + "la_data_out_core[98]", + "la_data_out_core[9]", + "la_data_out_core[11]", + "la_data_out_core[39]", + "la_data_out_core[78]", + "la_data_out_core[55]", + "la_data_out_core[56]", + "mprj_dat_i_user[12]", + "mprj_dat_i_user[13]", + "mprj_dat_i_user[14]", + "la_data_out_core[105]", + "mprj_dat_i_user[23]", + "la_data_out_core[114]", + "la_data_out_core[118]", + "la_data_out_core[119]", + "la_data_out_core[106]", + "la_data_out_core[96]", + "la_data_out_core[117]", + "la_data_out_core[115]", + "la_data_out_core[116]", + "la_data_out_core[89]", + "la_data_out_core[90]", + "la_data_out_core[113]", + "la_data_out_core[112]", + "la_data_out_core[103]", + "la_data_out_core[104]", + "la_data_out_core[110]", + "la_data_out_core[109]", + "la_data_out_core[111]", + "la_data_out_core[84]", + "la_data_out_core[83]", + "la_data_out_core[82]", + "la_data_out_core[85]", + "la_data_out_core[86]", + "la_data_out_core[81]", + "la_data_out_core[107]", + "la_data_out_core[100]", + "la_data_out_core[76]", + "la_data_out_core[41]", + "la_data_out_core[93]", + "la_data_out_core[40]", + "la_data_out_core[54]", + "la_data_out_core[79]", + "la_data_out_core[80]", + "la_data_out_core[87]", + "mprj_dat_i_user[24]", + "la_data_out_core[14]", + "la_data_out_core[124]", + "la_data_out_core[101]", + "la_data_out_core[94]", + "la_data_out_core[108]", + "la_data_out_core[8]", + "la_data_out_core[32]", + "la_data_out_core[102]", + "la_data_out_core[71]", + "la_data_out_core[72]", + "la_data_out_core[73]", + "la_data_out_core[74]", + "la_data_out_core[33]", + "la_data_out_core[47]", + "la_data_out_core[48]", + "la_data_out_core[75]", + "la_data_out_core[34]", + "mprj_dat_i_user[22]", + "mprj_dat_i_user[26]", + "mprj_dat_i_user[25]", + "mprj_dat_i_user[19]", + "mprj_dat_i_user[18]", + "mprj_dat_i_user[2]", + "mprj_dat_i_user[29]", + "mprj_dat_i_user[28]", + "mprj_dat_i_user[30]", + "mprj_dat_i_user[31]", + "mprj_dat_i_user[3]", + "mprj_dat_i_user[27]", + "mprj_dat_i_user[5]", + "mprj_dat_i_user[4]", + "mprj_dat_i_user[6]", + "mprj_dat_i_user[11]", + "mprj_dat_i_user[7]", + "mprj_dat_i_user[17]", + "mprj_dat_i_user[16]", + "mprj_dat_i_user[15]", + "mprj_dat_i_user[20]", + "mprj_dat_i_user[21]", + "mprj_dat_i_user[8]", + "mprj_dat_i_user[0]", + "mprj_dat_i_user[10]", + "mprj_dat_i_user[9]", + "mprj_ack_i_user", + "mprj_dat_i_user[1]", + "la_oenb_mprj[46]", + "la_oenb_mprj[48]", + "la_oenb_mprj[54]", + "la_oenb_mprj[107]", + "la_oenb_mprj[7]", + "la_oenb_mprj[15]", + "la_oenb_mprj[12]", + "la_oenb_mprj[103]", + "la_oenb_mprj[102]", + "la_oenb_mprj[109]", + "la_oenb_mprj[110]", + "la_oenb_mprj[111]", + "la_oenb_mprj[27]", + "la_oenb_mprj[106]", + "la_oenb_mprj[108]", + "la_oenb_mprj[126]", + "la_oenb_mprj[38]", + "la_oenb_mprj[17]", + "la_oenb_mprj[127]", + "la_oenb_mprj[90]", + "la_oenb_mprj[125]", + "la_oenb_mprj[33]", + "la_oenb_mprj[19]", + "la_oenb_mprj[20]", + "la_oenb_mprj[42]", + "la_oenb_mprj[60]", + "la_oenb_mprj[61]", + "la_oenb_mprj[45]", + "la_oenb_mprj[14]", + "la_oenb_mprj[0]", + "la_oenb_mprj[3]", + "la_oenb_mprj[5]", + "la_oenb_mprj[89]", + "la_oenb_mprj[24]", + "la_oenb_mprj[22]", + "la_oenb_mprj[21]", + "la_oenb_mprj[57]", + "la_oenb_mprj[8]", + "la_oenb_mprj[47]", + "la_oenb_mprj[78]", + "la_oenb_mprj[59]", + "la_oenb_mprj[94]", + "la_oenb_mprj[95]", + "la_oenb_mprj[40]", + "la_oenb_mprj[43]", + "la_oenb_mprj[36]", + "la_oenb_mprj[37]", + "la_oenb_mprj[92]", + "la_oenb_mprj[93]", + "la_oenb_mprj[31]", + "la_oenb_mprj[122]", + "la_oenb_mprj[11]", + "la_oenb_mprj[50]", + "la_oenb_mprj[9]", + "la_oenb_mprj[10]", + "la_oenb_mprj[16]", + "la_oenb_mprj[101]", + "la_oenb_mprj[104]", + "la_oenb_mprj[105]", + "la_oenb_mprj[123]", + "la_oenb_mprj[124]", + "la_oenb_mprj[26]", + "la_oenb_mprj[55]", + "la_oenb_mprj[25]", + "la_oenb_mprj[44]", + "la_oenb_mprj[49]", + "la_oenb_mprj[53]", + "la_oenb_mprj[56]", + "la_oenb_mprj[52]", + "la_oenb_mprj[28]", + "la_oenb_mprj[34]", + "la_oenb_mprj[1]", + "la_oenb_mprj[2]", + "la_oenb_mprj[23]", + "la_oenb_mprj[18]", + "la_oenb_mprj[6]", + "la_oenb_mprj[91]", + "la_oenb_mprj[41]", + "la_iena_mprj[126]", + "la_data_out_mprj[52]", + "la_data_out_mprj[53]", + "la_data_out_mprj[54]", + "la_data_out_mprj[55]", + "la_data_out_mprj[56]", + "la_data_out_mprj[110]", + "la_data_out_mprj[111]", + "la_data_out_mprj[120]", + "la_data_out_mprj[119]", + "la_data_out_mprj[121]", + "la_data_out_mprj[79]", + "la_data_out_mprj[77]", + "la_data_out_mprj[76]", + "la_data_out_mprj[75]", + "la_data_out_mprj[74]", + "la_data_out_mprj[72]", + "la_iena_mprj[120]", + "la_iena_mprj[21]", + "la_iena_mprj[29]", + "la_iena_mprj[27]", + "la_iena_mprj[127]", + "la_iena_mprj[19]", + "la_iena_mprj[20]", + "la_iena_mprj[125]", + "la_iena_mprj[45]", + "la_iena_mprj[64]", + "la_iena_mprj[66]", + "la_iena_mprj[67]", + "la_iena_mprj[46]", + "la_iena_mprj[70]", + "la_iena_mprj[69]", + "la_iena_mprj[68]", + "la_iena_mprj[18]", + "la_iena_mprj[44]", + "la_iena_mprj[49]", + "la_data_out_mprj[58]", + "la_iena_mprj[101]", + "la_iena_mprj[119]", + "la_iena_mprj[121]", + "la_iena_mprj[122]", + "la_iena_mprj[123]", + "la_iena_mprj[47]", + "mprj_sel_o_core[3]", + "la_oenb_mprj[30]", + "la_oenb_mprj[32]", + "la_oenb_mprj[35]", + "la_oenb_mprj[51]", + "la_oenb_mprj[58]", + "la_oenb_mprj[100]", + "la_oenb_mprj[29]", + "la_oenb_mprj[62]", + "la_oenb_mprj[66]", + "la_oenb_mprj[67]", + "la_oenb_mprj[70]", + "la_oenb_mprj[117]", + "la_oenb_mprj[63]", + "la_oenb_mprj[97]", + "la_oenb_mprj[98]", + "la_oenb_mprj[112]", + "la_oenb_mprj[120]", + "la_oenb_mprj[119]", + "la_oenb_mprj[121]", + "la_oenb_mprj[113]", + "la_oenb_mprj[114]", + "la_oenb_mprj[115]", + "la_oenb_mprj[118]", + "la_oenb_mprj[64]", + "la_oenb_mprj[71]", + "la_oenb_mprj[96]", + "la_oenb_mprj[99]", + "la_oenb_mprj[73]", + "la_oenb_mprj[80]", + "la_oenb_mprj[81]", + "la_oenb_mprj[72]", + "la_oenb_mprj[74]", + "la_oenb_mprj[75]", + "la_oenb_mprj[76]", + "la_oenb_mprj[77]", + "la_oenb_mprj[79]", + "la_data_out_mprj[65]", + "la_data_out_mprj[66]", + "la_data_out_mprj[67]", + "la_data_out_mprj[70]", + "la_data_out_mprj[81]", + "la_data_out_mprj[80]", + "la_data_out_mprj[113]", + "la_data_out_mprj[114]", + "la_data_out_mprj[115]", + "la_data_out_mprj[118]", + "la_data_out_mprj[63]", + "la_data_out_mprj[64]", + "la_data_out_mprj[71]", + "la_iena_mprj[28]", + "mprj_dat_o_core[29]", + "mprj_dat_o_core[30]", + "caravel_rstn", + "mprj_adr_o_core[22]", + "mprj_adr_o_core[0]", + "mprj_adr_o_core[31]", + "mprj_adr_o_core[9]", + "mprj_adr_o_core[6]", + "mprj_iena_wb", + "mprj_dat_o_core[10]", + "mprj_dat_o_core[11]", + "mprj_dat_o_core[12]", + "mprj_dat_o_core[14]", + "mprj_dat_o_core[13]", + "mprj_dat_o_core[16]", + "mprj_dat_o_core[15]", + "mprj_dat_o_core[17]", + "mprj_dat_o_core[8]", + "mprj_dat_o_core[9]", + "mprj_stb_o_core", + "la_oenb_mprj[68]", + "la_oenb_mprj[69]", + "la_oenb_mprj[65]", + "la_oenb_mprj[84]", + "la_oenb_mprj[88]", + "la_oenb_mprj[116]", + "la_oenb_mprj[86]", + "la_oenb_mprj[85]", + "la_oenb_mprj[87]", + "la_oenb_mprj[83]", + "la_oenb_mprj[82]", + "la_data_out_mprj[68]", + "la_data_out_mprj[69]", + "la_data_out_mprj[83]", + "la_data_out_mprj[84]", + "la_data_out_mprj[116]", + "la_data_out_mprj[85]", + "la_data_out_mprj[86]", + "la_data_out_mprj[87]", + "la_data_out_mprj[88]", + "la_data_out_mprj[82]", + "la_data_out_mprj[117]", + "mprj_dat_o_core[23]", + "mprj_dat_o_core[24]", + "mprj_dat_o_core[28]", + "mprj_dat_o_core[25]", + "mprj_dat_o_core[27]", + "mprj_dat_o_core[26]", + "mprj_dat_o_core[31]", + "mprj_adr_o_core[13]", + "mprj_dat_o_core[2]", + "mprj_adr_o_core[11]", + "mprj_dat_o_core[3]", + "mprj_dat_o_core[6]", + "mprj_dat_o_core[7]", + "mprj_adr_o_core[10]", + "mprj_dat_o_core[4]", + "mprj_dat_o_core[5]", + "mprj_adr_o_core[14]", + "mprj_adr_o_core[17]", + "mprj_adr_o_core[12]", + "mprj_adr_o_core[20]", + "mprj_adr_o_core[23]", + "mprj_adr_o_core[19]", + "mprj_adr_o_core[18]", + "mprj_adr_o_core[16]", + "mprj_adr_o_core[7]", + "mprj_cyc_o_core", + "mprj_adr_o_core[1]", + "mprj_adr_o_core[2]", + "mprj_adr_o_core[3]", + "mprj_adr_o_core[4]", + "mprj_adr_o_core[5]", + "mprj_adr_o_core[15]", + "mprj_adr_o_core[21]", + "mprj_adr_o_core[8]", + "mprj_adr_o_core[24]", + "mprj_adr_o_core[25]", + "mprj_adr_o_core[26]", + "mprj_adr_o_core[27]", + "mprj_adr_o_core[28]", + "mprj_adr_o_core[29]", + "mprj_adr_o_core[30]", + "mprj_dat_o_core[0]", + "mprj_dat_o_core[1]", + "mprj_dat_o_core[18]", + "mprj_dat_o_core[19]", + "mprj_dat_o_core[20]", + "mprj_dat_o_core[21]", + "mprj_dat_o_core[22]", + "mprj_we_o_core", + "la_data_out_mprj[39]", + "la_data_out_mprj[13]", + "la_data_out_mprj[4]", + "la_iena_mprj[35]", + "la_iena_mprj[54]", + "la_iena_mprj[55]", + "la_iena_mprj[56]", + "la_iena_mprj[57]", + "la_iena_mprj[77]", + "la_iena_mprj[90]", + "la_iena_mprj[93]", + "la_data_out_mprj[51]", + "la_iena_mprj[4]", + "la_iena_mprj[1]", + "la_iena_mprj[2]", + "la_iena_mprj[3]", + "user_irq_ena[1]", + "la_iena_mprj[10]", + "la_iena_mprj[0]", + "la_iena_mprj[5]", + "la_data_out_mprj[102]", + "la_data_out_mprj[103]", + "la_data_out_mprj[11]", + "la_data_out_mprj[126]", + "la_data_out_mprj[127]", + "la_data_out_mprj[17]", + "la_data_out_mprj[19]", + "la_data_out_mprj[20]", + "la_data_out_mprj[41]", + "la_data_out_mprj[42]", + "la_data_out_mprj[50]", + "la_data_out_mprj[60]", + "la_data_out_mprj[90]", + "la_data_out_mprj[91]", + "la_data_out_mprj[92]", + "la_data_out_mprj[93]", + "la_iena_mprj[13]", + "la_iena_mprj[36]", + "la_iena_mprj[37]", + "la_iena_mprj[38]", + "la_iena_mprj[58]", + "la_iena_mprj[59]", + "la_iena_mprj[60]", + "la_iena_mprj[6]", + "la_iena_mprj[96]", + "la_data_out_mprj[112]", + "caravel_clk", + "caravel_clk2", + "la_iena_mprj[117]", + "la_iena_mprj[115]", + "la_iena_mprj[116]", + "la_iena_mprj[111]", + "la_iena_mprj[110]", + "la_iena_mprj[109]", + "la_iena_mprj[34]", + "la_iena_mprj[39]", + "la_iena_mprj[40]", + "la_iena_mprj[41]", + "la_iena_mprj[42]", + "la_iena_mprj[78]", + "la_iena_mprj[7]", + "la_iena_mprj[81]", + "la_iena_mprj[82]", + "la_iena_mprj[83]", + "la_iena_mprj[84]", + "la_iena_mprj[85]", + "la_iena_mprj[86]", + "la_iena_mprj[89]", + "la_iena_mprj[108]", + "la_iena_mprj[8]", + "la_iena_mprj[88]", + "la_iena_mprj[87]", + "la_iena_mprj[92]", + "la_iena_mprj[91]", + "la_iena_mprj[95]", + "la_iena_mprj[9]", + "la_data_out_mprj[32]", + "la_iena_mprj[79]", + "la_iena_mprj[80]", + "la_data_out_mprj[36]", + "la_data_out_mprj[37]", + "la_data_out_mprj[38]", + "la_data_out_mprj[57]", + "la_oenb_mprj[39]", + "la_oenb_mprj[4]", + "la_oenb_mprj[13]", + "la_iena_mprj[15]", + "la_data_out_mprj[35]", + "la_iena_mprj[118]", + "la_iena_mprj[107]", + "la_iena_mprj[113]", + "la_iena_mprj[103]", + "la_iena_mprj[104]", + "la_iena_mprj[112]", + "la_iena_mprj[114]", + "la_iena_mprj[100]", + "la_iena_mprj[31]", + "la_iena_mprj[43]", + "la_iena_mprj[48]", + "la_iena_mprj[71]", + "la_iena_mprj[72]", + "la_iena_mprj[73]", + "la_iena_mprj[74]", + "la_iena_mprj[75]", + "la_iena_mprj[76]", + "la_iena_mprj[94]", + "la_iena_mprj[124]", + "la_iena_mprj[102]", + "la_iena_mprj[32]", + "la_iena_mprj[14]", + "la_iena_mprj[33]", + "la_iena_mprj[12]", + "la_iena_mprj[97]", + "la_iena_mprj[98]", + "la_iena_mprj[11]", + "la_iena_mprj[99]", + "mprj_sel_o_core[0]", + "mprj_sel_o_core[1]", + "la_iena_mprj[61]", + "user_irq_ena[0]", + "la_iena_mprj[26]", + "la_iena_mprj[25]", + "la_iena_mprj[23]", + "user_irq_ena[2]", + "la_data_out_mprj[109]", + "la_data_out_mprj[12]", + "la_data_out_mprj[25]", + "la_data_out_mprj[27]", + "la_data_out_mprj[28]", + "la_data_out_mprj[34]", + "la_data_out_mprj[40]", + "la_data_out_mprj[43]", + "la_data_out_mprj[44]", + "la_data_out_mprj[45]", + "la_data_out_mprj[46]", + "la_data_out_mprj[47]", + "la_data_out_mprj[48]", + "la_data_out_mprj[49]", + "la_data_out_mprj[59]", + "la_data_out_mprj[61]", + "la_data_out_mprj[23]", + "la_data_out_mprj[18]", + "la_data_out_mprj[1]", + "la_data_out_mprj[2]", + "la_data_out_mprj[6]", + "la_data_out_mprj[73]", + "la_data_out_mprj[78]", + "la_data_out_mprj[15]", + "la_data_out_mprj[7]", + "la_data_out_mprj[21]", + "la_data_out_mprj[89]", + "la_data_out_mprj[0]", + "la_data_out_mprj[14]", + "la_data_out_mprj[3]", + "la_data_out_mprj[5]", + "la_data_out_mprj[22]", + "la_data_out_mprj[24]", + "la_data_out_mprj[8]", + "la_data_out_mprj[95]", + "la_data_out_mprj[94]", + "la_data_out_mprj[98]", + "la_data_out_mprj[97]", + "la_data_out_mprj[10]", + "la_data_out_mprj[16]", + "la_data_out_mprj[9]", + "la_iena_mprj[105]", + "la_iena_mprj[106]", + "la_iena_mprj[22]", + "la_iena_mprj[24]", + "la_iena_mprj[30]", + "la_iena_mprj[17]", + "la_iena_mprj[16]", + "la_iena_mprj[50]", + "la_iena_mprj[51]", + "la_iena_mprj[52]", + "la_iena_mprj[53]", + "la_iena_mprj[62]", + "la_iena_mprj[63]", + "la_iena_mprj[65]", + "mprj_sel_o_core[2]", + "la_data_out_mprj[100]", + "la_data_out_mprj[107]", + "la_data_out_mprj[125]", + "la_data_out_mprj[26]", + "la_data_out_mprj[101]", + "la_data_out_mprj[104]", + "la_data_out_mprj[105]", + "la_data_out_mprj[123]", + "la_data_out_mprj[124]", + "la_data_out_mprj[29]", + "la_data_out_mprj[30]", + "la_data_out_mprj[31]", + "la_data_out_mprj[33]", + "la_data_out_mprj[62]", + "la_data_out_mprj[106]", + "la_data_out_mprj[108]", + "la_data_out_mprj[122]", + "la_data_out_mprj[99]", + "la_data_out_mprj[96]", + "vssd", + "vccd" + ] + ] + }, + { + "name": [ + "xres_buf", + "xres_buf" + ], + "devices": [ + [ + ["sky130_fd_sc_hvl__decap_4", 1], + ["sky130_fd_sc_hvl__decap_8", 1], + ["sky130_fd_sc_hvl__diode_2", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_sc_hvl__decap_4", 1 ], + ["sky130_fd_sc_hvl__decap_8", 1 ], + ["sky130_fd_sc_hvl__diode_2", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "LVPWR", + "X", + "A", + "VPWR", + "VGND", + "LVGND" + ], [ + "LVPWR", + "X", + "A", + "VPWR", + "VGND", + "LVGND" + ] + ] + }, + { + "name": [ + "housekeeping", + "housekeeping" + ], + "devices": [ + [ + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__dfstp_4", 15], + ["sky130_fd_sc_hd__dfrtp_4", 196], + ["sky130_fd_sc_hd__dfrtp_1", 256], + ["sky130_fd_sc_hd__mux2_1", 757], + ["sky130_fd_sc_hd__a211o_1", 50], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__and3b_4", 17], + ["sky130_fd_sc_hd__nand2b_2", 6], + ["sky130_fd_sc_hd__and2b_4", 13], + ["sky130_fd_sc_hd__dlygate4sd3_1", 1544], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__diode_2", 135], + ["sky130_fd_sc_hd__o211a_1", 43], + ["sky130_fd_sc_hd__a31o_1", 29], + ["sky130_fd_sc_hd__o221a_1", 41], + ["sky130_fd_sc_hd__dfrtp_2", 121], + ["sky130_fd_sc_hd__inv_2", 84], + ["sky130_fd_sc_hd__nor3_1", 24], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__and2_2", 66], + ["sky130_fd_sc_hd__nand2_8", 46], + ["sky130_fd_sc_hd__a21oi_1", 38], + ["sky130_fd_sc_hd__a221o_1", 333], + ["sky130_fd_sc_hd__o2111a_1", 24], + ["sky130_fd_sc_hd__dfstp_2", 71], + ["sky130_fd_sc_hd__a22o_2", 22], + ["sky130_fd_sc_hd__clkbuf_8", 42], + ["sky130_fd_sc_hd__buf_12", 231], + ["sky130_fd_sc_hd__clkbuf_1", 125], + ["sky130_fd_sc_hd__buf_4", 14], + ["sky130_fd_sc_hd__and2_1", 90], + ["sky130_fd_sc_hd__a22o_1", 375], + ["sky130_fd_sc_hd__and2_4", 53], + ["sky130_fd_sc_hd__nand4_1", 9], + ["sky130_fd_sc_hd__and3_1", 83], + ["sky130_fd_sc_hd__nor4_1", 50], + ["sky130_fd_sc_hd__nand2_1", 99], + ["sky130_fd_sc_hd__o22a_1", 57], + ["sky130_fd_sc_hd__o21a_1", 32], + ["sky130_fd_sc_hd__o2bb2a_1", 14], + ["sky130_fd_sc_hd__nor2_4", 43], + ["sky130_fd_sc_hd__nor2_8", 76], + ["sky130_fd_sc_hd__and4_1", 58], + ["sky130_fd_sc_hd__and3_4", 57], + ["sky130_fd_sc_hd__nand2_2", 19], + ["sky130_fd_sc_hd__clkbuf_16", 100], + ["sky130_fd_sc_hd__nor2_1", 79], + ["sky130_fd_sc_hd__nor2_2", 23], + ["sky130_fd_sc_hd__and4b_1", 17], + ["sky130_fd_sc_hd__clkbuf_4", 15], + ["sky130_fd_sc_hd__nand2_4", 28], + ["sky130_fd_sc_hd__a221o_2", 24], + ["sky130_fd_sc_hd__and3b_2", 3], + ["sky130_fd_sc_hd__and2b_1", 10], + ["sky130_fd_sc_hd__and3_2", 6], + ["sky130_fd_sc_hd__o31a_4", 1], + ["sky130_fd_sc_hd__a32o_1", 11], + ["sky130_fd_sc_hd__buf_8", 52], + ["sky130_fd_sc_hd__and4bb_1", 5], + ["sky130_fd_sc_hd__a21o_1", 48], + ["sky130_fd_sc_hd__o21ai_1", 14], + ["sky130_fd_sc_hd__a41o_1", 3], + ["sky130_fd_sc_hd__a2111o_1", 16], + ["sky130_fd_sc_hd__nand2b_1", 18], + ["sky130_fd_sc_hd__a2111oi_1", 2], + ["sky130_fd_sc_hd__clkbuf_2", 35], + ["sky130_fd_sc_hd__dfstp_1", 70], + ["sky130_fd_sc_hd__o41a_1", 5], + ["sky130_fd_sc_hd__mux2_8", 9], + ["sky130_fd_sc_hd__buf_6", 56], + ["sky130_fd_sc_hd__o21ai_2", 1], + ["sky130_fd_sc_hd__clkinv_2", 9], + ["sky130_fd_sc_hd__a311o_1", 3], + ["sky130_fd_sc_hd__o2111ai_1", 1], + ["sky130_fd_sc_hd__o32a_1", 13], + ["sky130_fd_sc_hd__nand3_1", 17], + ["sky130_fd_sc_hd__nor4_4", 3], + ["sky130_fd_sc_hd__dlymetal6s2s_1", 17], + ["sky130_fd_sc_hd__and2b_2", 10], + ["sky130_fd_sc_hd__mux2_2", 16], + ["sky130_fd_sc_hd__nand3_4", 8], + ["sky130_fd_sc_hd__and3b_1", 8], + ["sky130_fd_sc_hd__nand2b_4", 5], + ["sky130_fd_sc_hd__a21boi_1", 3], + ["sky130_fd_sc_hd__nor3_2", 6], + ["sky130_fd_sc_hd__dfxtp_1", 32], + ["sky130_fd_sc_hd__buf_2", 16], + ["sky130_fd_sc_hd__o31a_2", 1], + ["sky130_fd_sc_hd__o21a_4", 1], + ["sky130_fd_sc_hd__dfrtn_1", 9], + ["sky130_fd_sc_hd__mux2_4", 6], + ["sky130_fd_sc_hd__a31oi_1", 2], + ["sky130_fd_sc_hd__o211a_2", 2], + ["sky130_fd_sc_hd__nand4b_1", 3], + ["sky130_fd_sc_hd__nand3b_4", 2], + ["sky130_fd_sc_hd__o21ba_1", 7], + ["sky130_fd_sc_hd__a31o_2", 1], + ["sky130_fd_sc_hd__a2bb2o_1", 4], + ["sky130_fd_sc_hd__nor4_2", 2], + ["sky130_fd_sc_hd__and4b_2", 4], + ["sky130_fd_sc_hd__nand4_2", 3], + ["sky130_fd_sc_hd__a211o_2", 2], + ["sky130_fd_sc_hd__xnor2_1", 4], + ["sky130_fd_sc_hd__o311a_1", 8], + ["sky130_fd_sc_hd__a2111o_2", 5], + ["sky130_fd_sc_hd__a21o_2", 1], + ["sky130_fd_sc_hd__conb_1", 1], + ["sky130_fd_sc_hd__nand4b_4", 2], + ["sky130_fd_sc_hd__nand3_2", 10], + ["sky130_fd_sc_hd__a311oi_2", 1], + ["sky130_fd_sc_hd__xor2_1", 1], + ["sky130_fd_sc_hd__o221a_4", 3], + ["sky130_fd_sc_hd__a211o_4", 1], + ["sky130_fd_sc_hd__o31a_1", 4], + ["sky130_fd_sc_hd__xnor2_2", 2], + ["sky130_fd_sc_hd__o31ai_1", 1], + ["sky130_fd_sc_hd__a21bo_1", 6], + ["sky130_fd_sc_hd__a221o_4", 1], + ["sky130_fd_sc_hd__and4b_4", 1], + ["sky130_fd_sc_hd__nor3b_1", 2], + ["sky130_fd_sc_hd__a21oi_2", 2], + ["sky130_fd_sc_hd__nor3_4", 2], + ["sky130_fd_sc_hd__a21oi_4", 1], + ["sky130_fd_sc_hd__a21o_4", 1], + ["sky130_fd_sc_hd__a31oi_4", 1], + ["sky130_fd_sc_hd__and4_2", 1], + ["sky130_fd_sc_hd__o21a_2", 1], + ["sky130_fd_sc_hd__a2111o_4", 1], + ["sky130_fd_sc_hd__inv_6", 1], + ["sky130_fd_sc_hd__a221oi_1", 1], + ["sky130_fd_sc_hd__and4bb_2", 1 ] + ], [ + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__dfstp_4", 15 ], + ["sky130_fd_sc_hd__dfrtp_4", 196 ], + ["sky130_fd_sc_hd__dfrtp_1", 256 ], + ["sky130_fd_sc_hd__mux2_1", 757 ], + ["sky130_fd_sc_hd__a211o_1", 50 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__and3b_4", 17 ], + ["sky130_fd_sc_hd__nand2b_2", 6 ], + ["sky130_fd_sc_hd__and2b_4", 13 ], + ["sky130_fd_sc_hd__dlygate4sd3_1", 1544 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__diode_2", 135 ], + ["sky130_fd_sc_hd__o211a_1", 43 ], + ["sky130_fd_sc_hd__a31o_1", 29 ], + ["sky130_fd_sc_hd__o221a_1", 41 ], + ["sky130_fd_sc_hd__dfrtp_2", 121 ], + ["sky130_fd_sc_hd__inv_2", 84 ], + ["sky130_fd_sc_hd__nor3_1", 24 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__and2_2", 66 ], + ["sky130_fd_sc_hd__nand2_8", 46 ], + ["sky130_fd_sc_hd__a21oi_1", 38 ], + ["sky130_fd_sc_hd__a221o_1", 333 ], + ["sky130_fd_sc_hd__o2111a_1", 24 ], + ["sky130_fd_sc_hd__dfstp_2", 71 ], + ["sky130_fd_sc_hd__a22o_2", 22 ], + ["sky130_fd_sc_hd__clkbuf_8", 42 ], + ["sky130_fd_sc_hd__buf_12", 231 ], + ["sky130_fd_sc_hd__clkbuf_1", 125 ], + ["sky130_fd_sc_hd__buf_4", 14 ], + ["sky130_fd_sc_hd__and2_1", 90 ], + ["sky130_fd_sc_hd__a22o_1", 375 ], + ["sky130_fd_sc_hd__and2_4", 53 ], + ["sky130_fd_sc_hd__nand4_1", 9 ], + ["sky130_fd_sc_hd__and3_1", 83 ], + ["sky130_fd_sc_hd__nor4_1", 50 ], + ["sky130_fd_sc_hd__nand2_1", 99 ], + ["sky130_fd_sc_hd__o22a_1", 57 ], + ["sky130_fd_sc_hd__o21a_1", 32 ], + ["sky130_fd_sc_hd__o2bb2a_1", 14 ], + ["sky130_fd_sc_hd__nor2_4", 43 ], + ["sky130_fd_sc_hd__nor2_8", 76 ], + ["sky130_fd_sc_hd__and4_1", 58 ], + ["sky130_fd_sc_hd__and3_4", 57 ], + ["sky130_fd_sc_hd__nand2_2", 19 ], + ["sky130_fd_sc_hd__clkbuf_16", 100 ], + ["sky130_fd_sc_hd__nor2_1", 79 ], + ["sky130_fd_sc_hd__nor2_2", 23 ], + ["sky130_fd_sc_hd__and4b_1", 17 ], + ["sky130_fd_sc_hd__clkbuf_4", 15 ], + ["sky130_fd_sc_hd__nand2_4", 28 ], + ["sky130_fd_sc_hd__a221o_2", 24 ], + ["sky130_fd_sc_hd__and3b_2", 3 ], + ["sky130_fd_sc_hd__and2b_1", 10 ], + ["sky130_fd_sc_hd__and3_2", 6 ], + ["sky130_fd_sc_hd__o31a_4", 1 ], + ["sky130_fd_sc_hd__a32o_1", 11 ], + ["sky130_fd_sc_hd__buf_8", 52 ], + ["sky130_fd_sc_hd__and4bb_1", 5 ], + ["sky130_fd_sc_hd__a21o_1", 48 ], + ["sky130_fd_sc_hd__o21ai_1", 14 ], + ["sky130_fd_sc_hd__a41o_1", 3 ], + ["sky130_fd_sc_hd__a2111o_1", 16 ], + ["sky130_fd_sc_hd__nand2b_1", 18 ], + ["sky130_fd_sc_hd__a2111oi_1", 2 ], + ["sky130_fd_sc_hd__clkbuf_2", 35 ], + ["sky130_fd_sc_hd__dfstp_1", 70 ], + ["sky130_fd_sc_hd__o41a_1", 5 ], + ["sky130_fd_sc_hd__mux2_8", 9 ], + ["sky130_fd_sc_hd__buf_6", 56 ], + ["sky130_fd_sc_hd__o21ai_2", 1 ], + ["sky130_fd_sc_hd__clkinv_2", 9 ], + ["sky130_fd_sc_hd__a311o_1", 3 ], + ["sky130_fd_sc_hd__o2111ai_1", 1 ], + ["sky130_fd_sc_hd__o32a_1", 13 ], + ["sky130_fd_sc_hd__nand3_1", 17 ], + ["sky130_fd_sc_hd__nor4_4", 3 ], + ["sky130_fd_sc_hd__dlymetal6s2s_1", 17 ], + ["sky130_fd_sc_hd__and2b_2", 10 ], + ["sky130_fd_sc_hd__mux2_2", 16 ], + ["sky130_fd_sc_hd__nand3_4", 8 ], + ["sky130_fd_sc_hd__and3b_1", 8 ], + ["sky130_fd_sc_hd__nand2b_4", 5 ], + ["sky130_fd_sc_hd__a21boi_1", 3 ], + ["sky130_fd_sc_hd__nor3_2", 6 ], + ["sky130_fd_sc_hd__dfxtp_1", 32 ], + ["sky130_fd_sc_hd__buf_2", 16 ], + ["sky130_fd_sc_hd__o31a_2", 1 ], + ["sky130_fd_sc_hd__o21a_4", 1 ], + ["sky130_fd_sc_hd__dfrtn_1", 9 ], + ["sky130_fd_sc_hd__mux2_4", 6 ], + ["sky130_fd_sc_hd__a31oi_1", 2 ], + ["sky130_fd_sc_hd__o211a_2", 2 ], + ["sky130_fd_sc_hd__nand4b_1", 3 ], + ["sky130_fd_sc_hd__nand3b_4", 2 ], + ["sky130_fd_sc_hd__o21ba_1", 7 ], + ["sky130_fd_sc_hd__a31o_2", 1 ], + ["sky130_fd_sc_hd__a2bb2o_1", 4 ], + ["sky130_fd_sc_hd__nor4_2", 2 ], + ["sky130_fd_sc_hd__and4b_2", 4 ], + ["sky130_fd_sc_hd__nand4_2", 3 ], + ["sky130_fd_sc_hd__a211o_2", 2 ], + ["sky130_fd_sc_hd__xnor2_1", 4 ], + ["sky130_fd_sc_hd__o311a_1", 8 ], + ["sky130_fd_sc_hd__a2111o_2", 5 ], + ["sky130_fd_sc_hd__a21o_2", 1 ], + ["sky130_fd_sc_hd__conb_1", 1 ], + ["sky130_fd_sc_hd__nand4b_4", 2 ], + ["sky130_fd_sc_hd__nand3_2", 10 ], + ["sky130_fd_sc_hd__a311oi_2", 1 ], + ["sky130_fd_sc_hd__xor2_1", 1 ], + ["sky130_fd_sc_hd__o221a_4", 3 ], + ["sky130_fd_sc_hd__a211o_4", 1 ], + ["sky130_fd_sc_hd__o31a_1", 4 ], + ["sky130_fd_sc_hd__xnor2_2", 2 ], + ["sky130_fd_sc_hd__o31ai_1", 1 ], + ["sky130_fd_sc_hd__a21bo_1", 6 ], + ["sky130_fd_sc_hd__a221o_4", 1 ], + ["sky130_fd_sc_hd__and4b_4", 1 ], + ["sky130_fd_sc_hd__nor3b_1", 2 ], + ["sky130_fd_sc_hd__a21oi_2", 2 ], + ["sky130_fd_sc_hd__nor3_4", 2 ], + ["sky130_fd_sc_hd__a21oi_4", 1 ], + ["sky130_fd_sc_hd__a21o_4", 1 ], + ["sky130_fd_sc_hd__a31oi_4", 1 ], + ["sky130_fd_sc_hd__and4_2", 1 ], + ["sky130_fd_sc_hd__o21a_2", 1 ], + ["sky130_fd_sc_hd__a2111o_4", 1 ], + ["sky130_fd_sc_hd__inv_6", 1 ], + ["sky130_fd_sc_hd__a221oi_1", 1 ], + ["sky130_fd_sc_hd__and4bb_2", 1 ] + ] + ], + "nets": [ + 6433, + 6433 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "mgmt_gpio_out[9]", + "mgmt_gpio_out[14]", + "pad_flash_clk", + "mgmt_gpio_out[15]", + "wb_adr_i[0]", + "spimemio_flash_io1_oeb", + "spi_enabled", + "qspi_enabled", + "pad_flash_io1_di", + "mgmt_gpio_in[3]", + "mgmt_gpio_in[37]", + "trap", + "mgmt_gpio_in[34]", + "mgmt_gpio_in[2]", + "mgmt_gpio_in[18]", + "mgmt_gpio_in[35]", + "spimemio_flash_io3_oeb", + "mgmt_gpio_in[12]", + "mgmt_gpio_in[19]", + "mgmt_gpio_in[11]", + "mgmt_gpio_in[5]", + "mgmt_gpio_in[36]", + "mgmt_gpio_in[7]", + "mgmt_gpio_in[0]", + "mask_rev_in[9]", + "mask_rev_in[28]", + "mask_rev_in[18]", + "mask_rev_in[14]", + "mgmt_gpio_in[27]", + "mask_rev_in[12]", + "spimemio_flash_io0_do", + "mask_rev_in[4]", + "spimemio_flash_csb", + "mgmt_gpio_in[33]", + "spimemio_flash_clk", + "mgmt_gpio_in[22]", + "mgmt_gpio_in[31]", + "mgmt_gpio_in[21]", + "mgmt_gpio_in[20]", + "mgmt_gpio_in[10]", + "mgmt_gpio_in[1]", + "mgmt_gpio_in[28]", + "mgmt_gpio_in[17]", + "mask_rev_in[7]", + "mask_rev_in[26]", + "usr2_vdd_pwrgood", + "mask_rev_in[25]", + "mask_rev_in[17]", + "mgmt_gpio_in[25]", + "mask_rev_in[24]", + "mask_rev_in[10]", + "mgmt_gpio_in[23]", + "mgmt_gpio_in[8]", + "spimemio_flash_io2_do", + "spimemio_flash_io3_do", + "mask_rev_in[20]", + "spi_csb", + "mask_rev_in[27]", + "mask_rev_in[16]", + "mask_rev_in[6]", + "usr2_vcc_pwrgood", + "mask_rev_in[11]", + "usr1_vdd_pwrgood", + "mask_rev_in[0]", + "mgmt_gpio_in[9]", + "spi_sdoenb", + "spi_sdo", + "spi_sck", + "spimemio_flash_io2_oeb", + "wb_adr_i[1]", + "wb_adr_i[20]", + "wb_adr_i[23]", + "wb_adr_i[22]", + "debug_mode", + "wb_adr_i[2]", + "wb_adr_i[3]", + "wb_adr_i[4]", + "wb_adr_i[5]", + "wb_adr_i[6]", + "wb_adr_i[7]", + "mgmt_gpio_in[30]", + "spimemio_flash_io1_do", + "spimemio_flash_io0_oeb", + "mgmt_gpio_in[24]", + "usr1_vcc_pwrgood", + "wb_rstn_i", + "wb_dat_i[9]", + "wb_dat_i[17]", + "mask_rev_in[23]", + "mask_rev_in[3]", + "mask_rev_in[22]", + "mask_rev_in[31]", + "mask_rev_in[21]", + "mask_rev_in[30]", + "mask_rev_in[1]", + "mgmt_gpio_in[6]", + "mask_rev_in[29]", + "mask_rev_in[19]", + "mgmt_gpio_in[29]", + "mask_rev_in[8]", + "ser_tx", + "mask_rev_in[13]", + "mgmt_gpio_in[26]", + "mgmt_gpio_in[16]", + "mask_rev_in[2]", + "mask_rev_in[15]", + "porb", + "mgmt_gpio_in[15]", + "mask_rev_in[5]", + "mgmt_gpio_in[14]", + "pad_flash_io0_di", + "mgmt_gpio_in[13]", + "mgmt_gpio_in[32]", + "debug_out", + "debug_oeb", + "wb_adr_i[28]", + "wb_adr_i[27]", + "wb_dat_i[16]", + "wb_dat_i[18]", + "wb_adr_i[26]", + "wb_dat_i[25]", + "wb_adr_i[25]", + "wb_dat_i[26]", + "wb_dat_i[24]", + "wb_adr_i[24]", + "wb_dat_i[7]", + "wb_dat_i[6]", + "wb_dat_i[5]", + "wb_dat_i[4]", + "wb_dat_i[3]", + "wb_dat_i[11]", + "wb_dat_i[12]", + "wb_dat_i[13]", + "wb_dat_i[14]", + "wb_dat_i[15]", + "wb_adr_i[31]", + "wb_dat_i[8]", + "wb_dat_i[10]", + "wb_adr_i[30]", + "wb_sel_i[0]", + "wb_dat_i[1]", + "wb_dat_i[0]", + "wb_dat_i[2]", + "wb_dat_i[27]", + "wb_dat_i[28]", + "wb_dat_i[29]", + "wb_dat_i[30]", + "wb_dat_i[31]", + "wb_dat_i[23]", + "wb_dat_i[22]", + "wb_dat_i[21]", + "wb_dat_i[20]", + "wb_dat_i[19]", + "wb_cyc_i", + "wb_adr_i[29]", + "wb_adr_i[9]", + "uart_enabled", + "wb_adr_i[19]", + "wb_adr_i[18]", + "wb_adr_i[8]", + "wb_adr_i[13]", + "wb_adr_i[17]", + "wb_sel_i[3]", + "wb_adr_i[12]", + "wb_adr_i[16]", + "wb_sel_i[2]", + "wb_adr_i[11]", + "wb_adr_i[15]", + "wb_sel_i[1]", + "wb_adr_i[10]", + "wb_adr_i[14]", + "wb_stb_i", + "wb_we_i", + "wb_adr_i[21]", + "pll_trim[10]", + "pll_trim[21]", + "pll_trim[6]", + "pll90_sel[2]", + "pll_trim[15]", + "pll_trim[14]", + "pll_trim[13]", + "pll_div[2]", + "pll_trim[9]", + "pll_trim[22]", + "pll_trim[12]", + "pll_div[1]", + "pll_trim[8]", + "pll_trim[11]", + "pll_div[0]", + "pll_trim[7]", + "pll_trim[20]", + "pll_dco_ena", + "pll_trim[1]", + "pll_trim[0]", + "pll_bypass", + "pll_trim[5]", + "pll_trim[19]", + "pll_sel[2]", + "pll_trim[4]", + "pll_trim[18]", + "pll_trim[3]", + "pwr_ctrl_out[3]", + "pll_sel[1]", + "pll90_sel[1]", + "pll_trim[17]", + "pll_sel[0]", + "pll90_sel[0]", + "pll_trim[2]", + "pll_trim[16]", + "pll_ena", + "pll_trim[25]", + "pll_div[4]", + "pwr_ctrl_out[1]", + "pwr_ctrl_out[2]", + "pll_trim[24]", + "pll_div[3]", + "pwr_ctrl_out[0]", + "pll_trim[23]", + "serial_clock", + "pad_flash_io0_ieb", + "serial_data_2", + "serial_data_1", + "reset", + "mgmt_gpio_oeb[16]", + "mgmt_gpio_out[32]", + "mgmt_gpio_out[35]", + "pad_flash_io1_ieb", + "mgmt_gpio_in[4]", + "pad_flash_io0_do", + "mgmt_gpio_out[37]", + "mgmt_gpio_out[36]", + "pad_flash_csb_oeb", + "spimemio_flash_io0_di", + "spi_sdi", + "serial_resetn", + "serial_load", + "wb_ack_o", + "ser_rx", + "mgmt_gpio_oeb[1]", + "mgmt_gpio_oeb[0]", + "irq[2]", + "spimemio_flash_io2_di", + "irq[1]", + "spimemio_flash_io1_di", + "irq[0]", + "debug_in", + "wb_dat_o[22]", + "wb_dat_o[19]", + "wb_dat_o[23]", + "wb_dat_o[21]", + "wb_dat_o[30]", + "wb_dat_o[18]", + "wb_dat_o[10]", + "wb_dat_o[8]", + "wb_dat_o[11]", + "wb_dat_o[6]", + "wb_dat_o[7]", + "wb_dat_o[5]", + "wb_dat_o[9]", + "wb_dat_o[13]", + "wb_dat_o[15]", + "wb_dat_o[14]", + "wb_dat_o[17]", + "wb_dat_o[12]", + "wb_dat_o[4]", + "wb_dat_o[16]", + "wb_dat_o[26]", + "wb_dat_o[2]", + "wb_dat_o[0]", + "wb_dat_o[24]", + "wb_dat_o[20]", + "wb_dat_o[28]", + "wb_dat_o[27]", + "wb_dat_o[31]", + "wb_dat_o[29]", + "wb_dat_o[25]", + "wb_dat_o[1]", + "wb_dat_o[3]", + "mgmt_gpio_oeb[19]", + "mgmt_gpio_oeb[4]", + "mgmt_gpio_out[13]", + "pad_flash_csb", + "mgmt_gpio_oeb[37]", + "pad_flash_clk_oeb", + "mgmt_gpio_out[33]", + "mgmt_gpio_oeb[36]", + "mgmt_gpio_out[8]", + "mgmt_gpio_out[10]", + "mgmt_gpio_oeb[35]", + "mgmt_gpio_out[0]", + "mgmt_gpio_out[6]", + "mgmt_gpio_out[1]", + "mgmt_gpio_oeb[10]", + "mgmt_gpio_oeb[17]", + "mgmt_gpio_oeb[20]", + "mgmt_gpio_oeb[29]", + "mgmt_gpio_oeb[3]", + "mgmt_gpio_oeb[6]", + "mgmt_gpio_oeb[8]", + "mgmt_gpio_oeb[32]", + "mgmt_gpio_oeb[33]", + "mgmt_gpio_oeb[34]", + "pad_flash_io1_do", + "mgmt_gpio_oeb[11]", + "mgmt_gpio_oeb[12]", + "mgmt_gpio_oeb[13]", + "mgmt_gpio_oeb[14]", + "mgmt_gpio_oeb[15]", + "mgmt_gpio_oeb[18]", + "mgmt_gpio_oeb[21]", + "mgmt_gpio_oeb[22]", + "mgmt_gpio_oeb[23]", + "mgmt_gpio_oeb[24]", + "mgmt_gpio_oeb[25]", + "mgmt_gpio_oeb[26]", + "mgmt_gpio_oeb[27]", + "mgmt_gpio_oeb[28]", + "mgmt_gpio_oeb[2]", + "mgmt_gpio_oeb[30]", + "mgmt_gpio_oeb[31]", + "mgmt_gpio_oeb[5]", + "mgmt_gpio_oeb[7]", + "mgmt_gpio_oeb[9]", + "pad_flash_io0_oeb", + "pad_flash_io1_oeb", + "mgmt_gpio_out[11]", + "mgmt_gpio_out[12]", + "mgmt_gpio_out[4]", + "mgmt_gpio_out[3]", + "mgmt_gpio_out[7]", + "mgmt_gpio_out[16]", + "mgmt_gpio_out[17]", + "mgmt_gpio_out[19]", + "mgmt_gpio_out[18]", + "mgmt_gpio_out[24]", + "mgmt_gpio_out[20]", + "mgmt_gpio_out[25]", + "mgmt_gpio_out[26]", + "mgmt_gpio_out[23]", + "mgmt_gpio_out[22]", + "mgmt_gpio_out[21]", + "mgmt_gpio_out[28]", + "mgmt_gpio_out[2]", + "mgmt_gpio_out[27]", + "mgmt_gpio_out[31]", + "mgmt_gpio_out[30]", + "mgmt_gpio_out[29]", + "mgmt_gpio_out[34]", + "mgmt_gpio_out[5]", + "spimemio_flash_io3_di", + "wb_clk_i", + "user_clock", + "VGND", + "VPWR" + ], [ + "mgmt_gpio_out[9]", + "mgmt_gpio_out[14]", + "pad_flash_clk", + "mgmt_gpio_out[15]", + "wb_adr_i[0]", + "spimemio_flash_io1_oeb", + "spi_enabled", + "qspi_enabled", + "pad_flash_io1_di", + "mgmt_gpio_in[3]", + "mgmt_gpio_in[37]", + "trap", + "mgmt_gpio_in[34]", + "mgmt_gpio_in[2]", + "mgmt_gpio_in[18]", + "mgmt_gpio_in[35]", + "spimemio_flash_io3_oeb", + "mgmt_gpio_in[12]", + "mgmt_gpio_in[19]", + "mgmt_gpio_in[11]", + "mgmt_gpio_in[5]", + "mgmt_gpio_in[36]", + "mgmt_gpio_in[7]", + "mgmt_gpio_in[0]", + "mask_rev_in[9]", + "mask_rev_in[28]", + "mask_rev_in[18]", + "mask_rev_in[14]", + "mgmt_gpio_in[27]", + "mask_rev_in[12]", + "spimemio_flash_io0_do", + "mask_rev_in[4]", + "spimemio_flash_csb", + "mgmt_gpio_in[33]", + "spimemio_flash_clk", + "mgmt_gpio_in[22]", + "mgmt_gpio_in[31]", + "mgmt_gpio_in[21]", + "mgmt_gpio_in[20]", + "mgmt_gpio_in[10]", + "mgmt_gpio_in[1]", + "mgmt_gpio_in[28]", + "mgmt_gpio_in[17]", + "mask_rev_in[7]", + "mask_rev_in[26]", + "usr2_vdd_pwrgood", + "mask_rev_in[25]", + "mask_rev_in[17]", + "mgmt_gpio_in[25]", + "mask_rev_in[24]", + "mask_rev_in[10]", + "mgmt_gpio_in[23]", + "mgmt_gpio_in[8]", + "spimemio_flash_io2_do", + "spimemio_flash_io3_do", + "mask_rev_in[20]", + "spi_csb", + "mask_rev_in[27]", + "mask_rev_in[16]", + "mask_rev_in[6]", + "usr2_vcc_pwrgood", + "mask_rev_in[11]", + "usr1_vdd_pwrgood", + "mask_rev_in[0]", + "mgmt_gpio_in[9]", + "spi_sdoenb", + "spi_sdo", + "spi_sck", + "spimemio_flash_io2_oeb", + "wb_adr_i[1]", + "wb_adr_i[20]", + "wb_adr_i[23]", + "wb_adr_i[22]", + "debug_mode", + "wb_adr_i[2]", + "wb_adr_i[3]", + "wb_adr_i[4]", + "wb_adr_i[5]", + "wb_adr_i[6]", + "wb_adr_i[7]", + "mgmt_gpio_in[30]", + "spimemio_flash_io1_do", + "spimemio_flash_io0_oeb", + "mgmt_gpio_in[24]", + "usr1_vcc_pwrgood", + "wb_rstn_i", + "wb_dat_i[9]", + "wb_dat_i[17]", + "mask_rev_in[23]", + "mask_rev_in[3]", + "mask_rev_in[22]", + "mask_rev_in[31]", + "mask_rev_in[21]", + "mask_rev_in[30]", + "mask_rev_in[1]", + "mgmt_gpio_in[6]", + "mask_rev_in[29]", + "mask_rev_in[19]", + "mgmt_gpio_in[29]", + "mask_rev_in[8]", + "ser_tx", + "mask_rev_in[13]", + "mgmt_gpio_in[26]", + "mgmt_gpio_in[16]", + "mask_rev_in[2]", + "mask_rev_in[15]", + "porb", + "mgmt_gpio_in[15]", + "mask_rev_in[5]", + "mgmt_gpio_in[14]", + "pad_flash_io0_di", + "mgmt_gpio_in[13]", + "mgmt_gpio_in[32]", + "debug_out", + "debug_oeb", + "wb_adr_i[28]", + "wb_adr_i[27]", + "wb_dat_i[16]", + "wb_dat_i[18]", + "wb_adr_i[26]", + "wb_dat_i[25]", + "wb_adr_i[25]", + "wb_dat_i[26]", + "wb_dat_i[24]", + "wb_adr_i[24]", + "wb_dat_i[7]", + "wb_dat_i[6]", + "wb_dat_i[5]", + "wb_dat_i[4]", + "wb_dat_i[3]", + "wb_dat_i[11]", + "wb_dat_i[12]", + "wb_dat_i[13]", + "wb_dat_i[14]", + "wb_dat_i[15]", + "wb_adr_i[31]", + "wb_dat_i[8]", + "wb_dat_i[10]", + "wb_adr_i[30]", + "wb_sel_i[0]", + "wb_dat_i[1]", + "wb_dat_i[0]", + "wb_dat_i[2]", + "wb_dat_i[27]", + "wb_dat_i[28]", + "wb_dat_i[29]", + "wb_dat_i[30]", + "wb_dat_i[31]", + "wb_dat_i[23]", + "wb_dat_i[22]", + "wb_dat_i[21]", + "wb_dat_i[20]", + "wb_dat_i[19]", + "wb_cyc_i", + "wb_adr_i[29]", + "wb_adr_i[9]", + "uart_enabled", + "wb_adr_i[19]", + "wb_adr_i[18]", + "wb_adr_i[8]", + "wb_adr_i[13]", + "wb_adr_i[17]", + "wb_sel_i[3]", + "wb_adr_i[12]", + "wb_adr_i[16]", + "wb_sel_i[2]", + "wb_adr_i[11]", + "wb_adr_i[15]", + "wb_sel_i[1]", + "wb_adr_i[10]", + "wb_adr_i[14]", + "wb_stb_i", + "wb_we_i", + "wb_adr_i[21]", + "pll_trim[10]", + "pll_trim[21]", + "pll_trim[6]", + "pll90_sel[2]", + "pll_trim[15]", + "pll_trim[14]", + "pll_trim[13]", + "pll_div[2]", + "pll_trim[9]", + "pll_trim[22]", + "pll_trim[12]", + "pll_div[1]", + "pll_trim[8]", + "pll_trim[11]", + "pll_div[0]", + "pll_trim[7]", + "pll_trim[20]", + "pll_dco_ena", + "pll_trim[1]", + "pll_trim[0]", + "pll_bypass", + "pll_trim[5]", + "pll_trim[19]", + "pll_sel[2]", + "pll_trim[4]", + "pll_trim[18]", + "pll_trim[3]", + "pwr_ctrl_out[3]", + "pll_sel[1]", + "pll90_sel[1]", + "pll_trim[17]", + "pll_sel[0]", + "pll90_sel[0]", + "pll_trim[2]", + "pll_trim[16]", + "pll_ena", + "pll_trim[25]", + "pll_div[4]", + "pwr_ctrl_out[1]", + "pwr_ctrl_out[2]", + "pll_trim[24]", + "pll_div[3]", + "pwr_ctrl_out[0]", + "pll_trim[23]", + "serial_clock", + "pad_flash_io0_ieb", + "serial_data_2", + "serial_data_1", + "reset", + "mgmt_gpio_oeb[16]", + "mgmt_gpio_out[32]", + "mgmt_gpio_out[35]", + "pad_flash_io1_ieb", + "mgmt_gpio_in[4]", + "pad_flash_io0_do", + "mgmt_gpio_out[37]", + "mgmt_gpio_out[36]", + "pad_flash_csb_oeb", + "spimemio_flash_io0_di", + "spi_sdi", + "serial_resetn", + "serial_load", + "wb_ack_o", + "ser_rx", + "mgmt_gpio_oeb[1]", + "mgmt_gpio_oeb[0]", + "irq[2]", + "spimemio_flash_io2_di", + "irq[1]", + "spimemio_flash_io1_di", + "irq[0]", + "debug_in", + "wb_dat_o[22]", + "wb_dat_o[19]", + "wb_dat_o[23]", + "wb_dat_o[21]", + "wb_dat_o[30]", + "wb_dat_o[18]", + "wb_dat_o[10]", + "wb_dat_o[8]", + "wb_dat_o[11]", + "wb_dat_o[6]", + "wb_dat_o[7]", + "wb_dat_o[5]", + "wb_dat_o[9]", + "wb_dat_o[13]", + "wb_dat_o[15]", + "wb_dat_o[14]", + "wb_dat_o[17]", + "wb_dat_o[12]", + "wb_dat_o[4]", + "wb_dat_o[16]", + "wb_dat_o[26]", + "wb_dat_o[2]", + "wb_dat_o[0]", + "wb_dat_o[24]", + "wb_dat_o[20]", + "wb_dat_o[28]", + "wb_dat_o[27]", + "wb_dat_o[31]", + "wb_dat_o[29]", + "wb_dat_o[25]", + "wb_dat_o[1]", + "wb_dat_o[3]", + "mgmt_gpio_oeb[19]", + "mgmt_gpio_oeb[4]", + "mgmt_gpio_out[13]", + "pad_flash_csb", + "mgmt_gpio_oeb[37]", + "pad_flash_clk_oeb", + "mgmt_gpio_out[33]", + "mgmt_gpio_oeb[36]", + "mgmt_gpio_out[8]", + "mgmt_gpio_out[10]", + "mgmt_gpio_oeb[35]", + "mgmt_gpio_out[0]", + "mgmt_gpio_out[6]", + "mgmt_gpio_out[1]", + "mgmt_gpio_oeb[10]", + "mgmt_gpio_oeb[17]", + "mgmt_gpio_oeb[20]", + "mgmt_gpio_oeb[29]", + "mgmt_gpio_oeb[3]", + "mgmt_gpio_oeb[6]", + "mgmt_gpio_oeb[8]", + "mgmt_gpio_oeb[32]", + "mgmt_gpio_oeb[33]", + "mgmt_gpio_oeb[34]", + "pad_flash_io1_do", + "mgmt_gpio_oeb[11]", + "mgmt_gpio_oeb[12]", + "mgmt_gpio_oeb[13]", + "mgmt_gpio_oeb[14]", + "mgmt_gpio_oeb[15]", + "mgmt_gpio_oeb[18]", + "mgmt_gpio_oeb[21]", + "mgmt_gpio_oeb[22]", + "mgmt_gpio_oeb[23]", + "mgmt_gpio_oeb[24]", + "mgmt_gpio_oeb[25]", + "mgmt_gpio_oeb[26]", + "mgmt_gpio_oeb[27]", + "mgmt_gpio_oeb[28]", + "mgmt_gpio_oeb[2]", + "mgmt_gpio_oeb[30]", + "mgmt_gpio_oeb[31]", + "mgmt_gpio_oeb[5]", + "mgmt_gpio_oeb[7]", + "mgmt_gpio_oeb[9]", + "pad_flash_io0_oeb", + "pad_flash_io1_oeb", + "mgmt_gpio_out[11]", + "mgmt_gpio_out[12]", + "mgmt_gpio_out[4]", + "mgmt_gpio_out[3]", + "mgmt_gpio_out[7]", + "mgmt_gpio_out[16]", + "mgmt_gpio_out[17]", + "mgmt_gpio_out[19]", + "mgmt_gpio_out[18]", + "mgmt_gpio_out[24]", + "mgmt_gpio_out[20]", + "mgmt_gpio_out[25]", + "mgmt_gpio_out[26]", + "mgmt_gpio_out[23]", + "mgmt_gpio_out[22]", + "mgmt_gpio_out[21]", + "mgmt_gpio_out[28]", + "mgmt_gpio_out[2]", + "mgmt_gpio_out[27]", + "mgmt_gpio_out[31]", + "mgmt_gpio_out[30]", + "mgmt_gpio_out[29]", + "mgmt_gpio_out[34]", + "mgmt_gpio_out[5]", + "spimemio_flash_io3_di", + "wb_clk_i", + "user_clock", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "buff_flash_clkrst", + "buff_flash_clkrst" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__clkbuf_8", 15], + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_8", 1 ] + ], [ + ["sky130_fd_sc_hd__clkbuf_8", 15 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ] + ] + ], + "nets": [ + 32, + 32 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "in_n[4]", + "in_n[9]", + "in_n[11]", + "in_n[6]", + "in_s[0]", + "in_s[2]", + "in_n[1]", + "in_n[8]", + "in_n[3]", + "in_n[5]", + "in_n[10]", + "in_s[1]", + "in_n[0]", + "in_n[2]", + "in_n[7]", + "out_s[4]", + "out_s[9]", + "out_s[11]", + "out_s[6]", + "out_n[0]", + "out_n[2]", + "out_s[1]", + "out_s[8]", + "out_s[3]", + "out_s[5]", + "out_s[10]", + "out_n[1]", + "out_s[0]", + "out_s[2]", + "out_s[7]" + ], [ + "VGND", + "VPWR", + "in_n[4]", + "in_n[9]", + "in_n[11]", + "in_n[6]", + "in_s[0]", + "in_s[2]", + "in_n[1]", + "in_n[8]", + "in_n[3]", + "in_n[5]", + "in_n[10]", + "in_s[1]", + "in_n[0]", + "in_n[2]", + "in_n[7]", + "out_s[4]", + "out_s[9]", + "out_s[11]", + "out_s[6]", + "out_n[0]", + "out_n[2]", + "out_s[1]", + "out_s[8]", + "out_s[3]", + "out_s[5]", + "out_s[10]", + "out_n[1]", + "out_s[0]", + "out_s[2]", + "out_s[7]" + ] + ] + }, + { + "name": [ + "caravan", + "caravan" + ], + "devices": [ + [ + ["gpio_control_block", 27], + ["gpio_defaults_block_0403", 24], + ["digital_pll", 1], + ["sky130_fd_pr__nfet_05v0_nvt", 1126], + ["sky130_fd_pr__pfet_g5v0d10v5", 9934], + ["sky130_fd_pr__nfet_01v8_lvt", 1122], + ["sky130_fd_pr__nfet_g5v0d10v5", 12995], + ["sky130_fd_pr__pfet_01v8_hvt", 957], + ["sky130_fd_pr__nfet_01v8", 1224], + ["sky130_fd_io__com_cclat", 33], + ["sky130_fd_io__gpiov2_octl_mux", 33], + ["sky130_fd_pr__res_generic_m1", 2407], + ["sky130_fd_pr__res_generic_po", 508], + ["sky130_fd_pr__res_generic_m2", 1150], + ["sky130_fd_io__res250only_small", 69], + ["sky130_fd_io__res75only_small", 594], + ["sky130_fd_io__inv_1", 496], + ["sky130_fd_io__nor2_1", 132], + ["sky130_fd_io__nand2_1", 132], + ["sky130_fd_io__gpiov2_ipath_hvls", 33], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 33], + ["sky130_fd_pr__pfet_01v8", 309], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 70], + ["sky130_fd_pr__res_generic_m3", 44], + ["sky130_fd_pr__res_generic_m4", 33], + ["sky130_fd_pr__res_generic_m5", 29], + ["sky130_fd_pr__diode_pd2nw_05v5", 6], + ["constant_block", 7], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_pr__res_generic_nd", 68], + ["mgmt_core_wrapper", 1], + ["simple_por", 1], + ["caravel_clocking", 1], + ["gpio_defaults_block_1803", 2], + ["spare_logic_block", 4], + ["user_id_programming", 1], + ["gpio_defaults_block_0801", 1], + ["sky130_fd_sc_hd__buf_8", 102], + ["sky130_ef_sc_hd__decap_12", 1], + ["mgmt_protect", 1], + ["xres_buf", 1], + ["housekeeping", 1], + ["buff_flash_clkrst", 1 ] + ], [ + ["gpio_control_block", 27 ], + ["gpio_defaults_block_0403", 24 ], + ["digital_pll", 1 ], + ["sky130_fd_pr__nfet_05v0_nvt", 1126 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 9934 ], + ["sky130_fd_pr__nfet_01v8_lvt", 1122 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 12995 ], + ["sky130_fd_pr__pfet_01v8_hvt", 957 ], + ["sky130_fd_pr__nfet_01v8", 1224 ], + ["sky130_fd_io__com_cclat", 33 ], + ["sky130_fd_io__gpiov2_octl_mux", 33 ], + ["sky130_fd_pr__res_generic_m1", 2407 ], + ["sky130_fd_pr__res_generic_po", 508 ], + ["sky130_fd_pr__res_generic_m2", 1150 ], + ["sky130_fd_io__res250only_small", 69 ], + ["sky130_fd_io__res75only_small", 594 ], + ["sky130_fd_io__inv_1", 496 ], + ["sky130_fd_io__nor2_1", 132 ], + ["sky130_fd_io__nand2_1", 132 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 33 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 33 ], + ["sky130_fd_pr__pfet_01v8", 309 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 70 ], + ["sky130_fd_pr__res_generic_m3", 44 ], + ["sky130_fd_pr__res_generic_m4", 33 ], + ["sky130_fd_pr__res_generic_m5", 29 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 6 ], + ["constant_block", 7 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_pr__res_generic_nd", 68 ], + ["mgmt_core_wrapper", 1 ], + ["simple_por", 1 ], + ["caravel_clocking", 1 ], + ["gpio_defaults_block_1803", 2 ], + ["spare_logic_block", 4 ], + ["user_id_programming", 1 ], + ["gpio_defaults_block_0801", 1 ], + ["sky130_fd_sc_hd__buf_8", 102 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["mgmt_protect", 1 ], + ["xres_buf", 1 ], + ["housekeeping", 1 ], + ["buff_flash_clkrst", 1 ] + ] + ], + "nets": [ + 21574, + 21574 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "resetb", + "flash_clk", + "flash_csb", + "clock", + "flash_io0", + "flash_io1", + "gpio", + "mprj_io[37]", + "mprj_io[36]", + "mprj_io[35]", + "mprj_io[25]", + "mprj_io[34]", + "mprj_io[33]", + "mprj_io[27]", + "mprj_io[32]", + "mprj_io[29]", + "mprj_io[31]", + "mprj_io[30]", + "mprj_io[28]", + "mprj_io[26]", + "mprj_io[13]", + "mprj_io[12]", + "mprj_io[11]", + "mprj_io[9]", + "mprj_io[10]", + "mprj_io[8]", + "mprj_io[7]", + "mprj_io[6]", + "mprj_io[5]", + "mprj_io[4]", + "mprj_io[3]", + "mprj_io[2]", + "mprj_io[1]", + "mprj_io[0]", + "mprj_io[19]", + "mprj_io[20]", + "mprj_io[18]", + "mprj_io[22]", + "mprj_io[16]", + "mprj_io[14]", + "mprj_io[23]", + "mprj_io[21]", + "mprj_io[24]", + "mprj_io[17]", + "mprj_io[15]", + "vccd1", + "vccd2", + "vccd", + "vdda1", + "vdda1_2", + "vdda2", + "vdda", + "vddio_2", + "vddio", + "vssa1_2", + "vssa1", + "vssa2", + "vssa", + "vssd1", + "vssd2", + "vssd", + "vssio_2", + "vssio" + ], [ + "resetb", + "flash_clk", + "flash_csb", + "clock", + "flash_io0", + "flash_io1", + "gpio", + "mprj_io[37]", + "mprj_io[36]", + "mprj_io[35]", + "mprj_io[25]", + "mprj_io[34]", + "mprj_io[33]", + "mprj_io[27]", + "mprj_io[32]", + "mprj_io[29]", + "mprj_io[31]", + "mprj_io[30]", + "mprj_io[28]", + "mprj_io[26]", + "mprj_io[13]", + "mprj_io[12]", + "mprj_io[11]", + "mprj_io[9]", + "mprj_io[10]", + "mprj_io[8]", + "mprj_io[7]", + "mprj_io[6]", + "mprj_io[5]", + "mprj_io[4]", + "mprj_io[3]", + "mprj_io[2]", + "mprj_io[1]", + "mprj_io[0]", + "mprj_io[19]", + "mprj_io[20]", + "mprj_io[18]", + "mprj_io[22]", + "mprj_io[16]", + "mprj_io[14]", + "mprj_io[23]", + "mprj_io[21]", + "mprj_io[24]", + "mprj_io[17]", + "mprj_io[15]", + "vccd1", + "vccd2", + "vccd", + "vdda1", + "vdda1_2", + "vdda2", + "vdda", + "vddio_2", + "vddio", + "vssa1_2", + "vssa1", + "vssa2", + "vssa", + "vssd1", + "vssd2", + "vssd", + "vssio_2", + "vssio" + ] + ] + } +] diff --git a/signoff/caravan/standalone_pvr/caravan.lvs.report b/signoff/caravan/standalone_pvr/caravan.lvs.report index ce93bcdd..bda5b1ad 100644 --- a/signoff/caravan/standalone_pvr/caravan.lvs.report +++ b/signoff/caravan/standalone_pvr/caravan.lvs.report @@ -6984,6 +6984,159 @@ Cell pin lists for sky130_fd_io__xres4v2_in_buf and sky130_fd_io__xres4v2_in_buf Device classes sky130_fd_io__xres4v2_in_buf and sky130_fd_io__xres4v2_in_buf are equivalent. Flattening non-matched subcircuits sky130_fd_io__xres4v2_in_buf sky130_fd_io__xres4v2_in_buf +Class I9_sky130_fd_sc_hd__ebufn_4 (0): Merged 12 parallel devices. +Class sky130_fd_sc_hd__ebufn_4 (1): Merged 12 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__ebufn_4 |Circuit 2: sky130_fd_sc_hd__ebufn_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (10->4) |sky130_fd_pr__pfet_01v8_hvt (10->4) +sky130_fd_pr__nfet_01v8 (10->4) |sky130_fd_pr__nfet_01v8 (10->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 11 |Number of nets: 11 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__ebufn_4 |Circuit 2: sky130_fd_sc_hd__ebufn_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Z |Z +A |A +VNB |VNB +VPB |VPB +VGND |VGND +TE_B |TE_B +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__ebufn_4 and sky130_fd_sc_hd__ebufn_4 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__dlclkp_1 |Circuit 2: sky130_fd_sc_hd__dlclkp_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (10) |sky130_fd_pr__pfet_01v8_hvt (10) +sky130_fd_pr__nfet_01v8 (10) |sky130_fd_pr__nfet_01v8 (10) +Number of devices: 20 |Number of devices: 20 +Number of nets: 17 |Number of nets: 17 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__dlclkp_1 |Circuit 2: sky130_fd_sc_hd__dlclkp_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +CLK |CLK +VPB |VPB +VNB |VNB +VPWR |VPWR +GCLK |GCLK +GATE |GATE +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__dlclkp_1 and sky130_fd_sc_hd__dlclkp_1 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__dlxtp_1 |Circuit 2: sky130_fd_sc_hd__dlxtp_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (9) |sky130_fd_pr__nfet_01v8 (9) +sky130_fd_pr__pfet_01v8_hvt (9) |sky130_fd_pr__pfet_01v8_hvt (9) +Number of devices: 18 |Number of devices: 18 +Number of nets: 16 |Number of nets: 16 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__dlxtp_1 |Circuit 2: sky130_fd_sc_hd__dlxtp_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VGND |VGND +VPB |VPB +VNB |VNB +D |D +Q |Q +GATE |GATE +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__dlxtp_1 and sky130_fd_sc_hd__dlxtp_1 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__inv_1 |Circuit 2: sky130_fd_sc_hd__inv_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (1) |sky130_fd_pr__nfet_01v8 (1) +sky130_fd_pr__pfet_01v8_hvt (1) |sky130_fd_pr__pfet_01v8_hvt (1) +Number of devices: 2 |Number of devices: 2 +Number of nets: 6 |Number of nets: 6 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__inv_1 |Circuit 2: sky130_fd_sc_hd__inv_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VNB |VNB +VPWR |VPWR +VPB |VPB +A |A +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__mux4_1 |Circuit 2: sky130_fd_sc_hd__mux4_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (13) |sky130_fd_pr__pfet_01v8_hvt (13) +sky130_fd_pr__nfet_01v8 (13) |sky130_fd_pr__nfet_01v8 (13) +Number of devices: 26 |Number of devices: 26 +Number of nets: 24 |Number of nets: 24 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__mux4_1 |Circuit 2: sky130_fd_sc_hd__mux4_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +S1 |S1 +VPWR |VPWR +VGND |VGND +VPB |VPB +VNB |VNB +X |X +A1 |A1 +A3 |A3 +A0 |A0 +A2 |A2 +S0 |S0 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__mux4_1 and sky130_fd_sc_hd__mux4_1 are equivalent. + +Class I9_sky130_fd_sc_hd__nor4b_2 (0): Merged 8 parallel devices. +Class sky130_fd_sc_hd__nor4b_2 (1): Merged 8 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__nor4b_2 |Circuit 2: sky130_fd_sc_hd__nor4b_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (9->5) |sky130_fd_pr__pfet_01v8_hvt (9->5) +sky130_fd_pr__nfet_01v8 (9->5) |sky130_fd_pr__nfet_01v8 (9->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nor4b_2 |Circuit 2: sky130_fd_sc_hd__nor4b_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +Y |Y +VGND |VGND +VNB |VNB +D_N |D_N +VPWR |VPWR +A |A +C |C +B |B +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nor4b_2 and sky130_fd_sc_hd__nor4b_2 are equivalent. + Circuit 1 cell sky130_fd_pr__cap_mim_m3_2 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_2 are black boxes. Warning: Equate pins: cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box. Warning: Equate pins: cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box. @@ -7024,6 +7177,20 @@ Circuit 1: sky130_fd_pr__cap_mim_m3_1 Cell pin lists are equivalent. Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent. +Circuit 1 cell sky130_fd_pr__res_xhigh_po and Circuit 2 cell sky130_fd_pr__res_xhigh_po are black boxes. +Warning: Equate pins: cell sky130_fd_pr__res_xhigh_po is a placeholder, treated as a black box. +Warning: Equate pins: cell sky130_fd_pr__res_xhigh_po is a placeholder, treated as a black box. + +Subcircuit pins: +Circuit 1: sky130_fd_pr__res_xhigh_po |Circuit 2: sky130_fd_pr__res_xhigh_po +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +1 |1 +2 |2 +3 |3 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes sky130_fd_pr__res_xhigh_po and sky130_fd_pr__res_xhigh_po are equivalent. + Subcircuit summary: Circuit 1: sky130_fd_sc_hd__decap_12 |Circuit 2: sky130_fd_sc_hd__decap_12 --------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- @@ -9783,6 +9950,2646 @@ Net: VSSIO_uq6 Netlists do not match. Flattening non-matched subcircuits sky130_fd_io__top_xres4v2 sky130_fd_io__top_xres4v2 +Class I9_sky130_fd_sc_hd__a211oi_2 (0): Merged 8 parallel devices. +Class sky130_fd_sc_hd__a211oi_2 (1): Merged 8 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a211oi_2 |Circuit 2: sky130_fd_sc_hd__a211oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (8->4) |sky130_fd_pr__nfet_01v8 (8->4) +sky130_fd_pr__pfet_01v8_hvt (8->4) |sky130_fd_pr__pfet_01v8_hvt (8->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a211oi_2 |Circuit 2: sky130_fd_sc_hd__a211oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +Y |Y +VNB |VNB +B1 |B1 +C1 |C1 +VPWR |VPWR +A2 |A2 +A1 |A1 +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a211oi_2 and sky130_fd_sc_hd__a211oi_2 are equivalent. + +Class I9_sky130_fd_sc_hd__dfxtp_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__dfxtp_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__dfxtp_2 |Circuit 2: sky130_fd_sc_hd__dfxtp_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (13->12) |sky130_fd_pr__nfet_01v8 (13->12) +sky130_fd_pr__pfet_01v8_hvt (13->12) |sky130_fd_pr__pfet_01v8_hvt (13->12) +Number of devices: 24 |Number of devices: 24 +Number of nets: 18 |Number of nets: 18 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__dfxtp_2 |Circuit 2: sky130_fd_sc_hd__dfxtp_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VNB |VNB +VGND |VGND +VPWR |VPWR +D |D +Q |Q +CLK |CLK +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__dfxtp_2 and sky130_fd_sc_hd__dfxtp_2 are equivalent. + +Class I9_sky130_fd_sc_hd__or4b_4 (0): Merged 6 parallel devices. +Class sky130_fd_sc_hd__or4b_4 (1): Merged 6 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or4b_4 |Circuit 2: sky130_fd_sc_hd__or4b_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (9->6) |sky130_fd_pr__pfet_01v8_hvt (9->6) +sky130_fd_pr__nfet_01v8 (9->6) |sky130_fd_pr__nfet_01v8 (9->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4b_4 |Circuit 2: sky130_fd_sc_hd__or4b_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VGND |VGND +VNB |VNB +VPWR |VPWR +X |X +B |B +C |C +A |A +D_N |D_N +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4b_4 and sky130_fd_sc_hd__or4b_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a211oi_4 (0): Merged 20 parallel devices. +Class sky130_fd_sc_hd__a211oi_4 (1): Merged 20 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a211oi_4 |Circuit 2: sky130_fd_sc_hd__a211oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (16->4) |sky130_fd_pr__nfet_01v8 (16->4) +sky130_fd_pr__pfet_01v8_hvt (16->8) |sky130_fd_pr__pfet_01v8_hvt (16->8) +Number of devices: 12 |Number of devices: 12 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Resolving symmetries by property value. +Resolving symmetries by pin name. +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a211oi_4 |Circuit 2: sky130_fd_sc_hd__a211oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VGND |VGND +C1 |C1 +VNB |VNB +B1 |B1 +A1 |A1 +VPWR |VPWR +A2 |A2 +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a211oi_4 and sky130_fd_sc_hd__a211oi_4 are equivalent. + +Class I9_sky130_fd_sc_hd__dfxtp_4 (0): Merged 6 parallel devices. +Class sky130_fd_sc_hd__dfxtp_4 (1): Merged 6 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__dfxtp_4 |Circuit 2: sky130_fd_sc_hd__dfxtp_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (15->12) |sky130_fd_pr__pfet_01v8_hvt (15->12) +sky130_fd_pr__nfet_01v8 (15->12) |sky130_fd_pr__nfet_01v8 (15->12) +Number of devices: 24 |Number of devices: 24 +Number of nets: 18 |Number of nets: 18 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__dfxtp_4 |Circuit 2: sky130_fd_sc_hd__dfxtp_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VNB |VNB +VGND |VGND +VPWR |VPWR +Q |Q +D |D +CLK |CLK +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__dfxtp_4 and sky130_fd_sc_hd__dfxtp_4 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or3b_1 |Circuit 2: sky130_fd_sc_hd__or3b_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (5) |sky130_fd_pr__nfet_01v8 (5) +sky130_fd_pr__pfet_01v8_hvt (5) |sky130_fd_pr__pfet_01v8_hvt (5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or3b_1 |Circuit 2: sky130_fd_sc_hd__or3b_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +X |X +B |B +A |A +C_N |C_N +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or3b_1 and sky130_fd_sc_hd__or3b_1 are equivalent. + +Class I9_sky130_fd_sc_hd__a311oi_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__a311oi_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a311oi_4 |Circuit 2: sky130_fd_sc_hd__a311oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a311oi_4 |Circuit 2: sky130_fd_sc_hd__a311oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VPWR |VPWR +VGND |VGND +VPB |VPB +VNB |VNB +A1 |A1 +A2 |A2 +B1 |B1 +C1 |C1 +A3 |A3 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a311oi_4 and sky130_fd_sc_hd__a311oi_4 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or4b_1 |Circuit 2: sky130_fd_sc_hd__or4b_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (6) |sky130_fd_pr__pfet_01v8_hvt (6) +sky130_fd_pr__nfet_01v8 (6) |sky130_fd_pr__nfet_01v8 (6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4b_1 |Circuit 2: sky130_fd_sc_hd__or4b_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VNB |VNB +VPB |VPB +VPWR |VPWR +A |A +B |B +C |C +X |X +D_N |D_N +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4b_1 and sky130_fd_sc_hd__or4b_1 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a211oi_1 |Circuit 2: sky130_fd_sc_hd__a211oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (4) |sky130_fd_pr__pfet_01v8_hvt (4) +sky130_fd_pr__nfet_01v8 (4) |sky130_fd_pr__nfet_01v8 (4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a211oi_1 |Circuit 2: sky130_fd_sc_hd__a211oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VNB |VNB +Y |Y +VPB |VPB +A2 |A2 +C1 |C1 +VPWR |VPWR +A1 |A1 +B1 |B1 +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a211oi_1 and sky130_fd_sc_hd__a211oi_1 are equivalent. + +Class I9_sky130_fd_sc_hd__clkinv_16 (0): Merged 38 parallel devices. +Class sky130_fd_sc_hd__clkinv_16 (1): Merged 38 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__clkinv_16 |Circuit 2: sky130_fd_sc_hd__clkinv_16 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (16->1) |sky130_fd_pr__nfet_01v8 (16->1) +sky130_fd_pr__pfet_01v8_hvt (24->1) |sky130_fd_pr__pfet_01v8_hvt (24->1) +Number of devices: 2 |Number of devices: 2 +Number of nets: 6 |Number of nets: 6 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__clkinv_16 |Circuit 2: sky130_fd_sc_hd__clkinv_16 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +A |A +VPWR |VPWR +VPB |VPB +VGND |VGND +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__clkinv_16 and sky130_fd_sc_hd__clkinv_16 are equivalent. + +Class I9_sky130_fd_sc_hd__or4b_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__or4b_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or4b_2 |Circuit 2: sky130_fd_sc_hd__or4b_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (7->6) |sky130_fd_pr__nfet_01v8 (7->6) +sky130_fd_pr__pfet_01v8_hvt (7->6) |sky130_fd_pr__pfet_01v8_hvt (7->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4b_2 |Circuit 2: sky130_fd_sc_hd__or4b_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +X |X +D_N |D_N +B |B +C |C +A |A +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4b_2 and sky130_fd_sc_hd__or4b_2 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or4bb_1 |Circuit 2: sky130_fd_sc_hd__or4bb_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (7) |sky130_fd_pr__nfet_01v8 (7) +sky130_fd_pr__pfet_01v8_hvt (7) |sky130_fd_pr__pfet_01v8_hvt (7) +Number of devices: 14 |Number of devices: 14 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4bb_1 |Circuit 2: sky130_fd_sc_hd__or4bb_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +B |B +A |A +X |X +D_N |D_N +C_N |C_N +VGND |VGND +VNB |VNB +VPB |VPB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4bb_1 and sky130_fd_sc_hd__or4bb_1 are equivalent. + +Class I9_sky130_fd_sc_hd__a221oi_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__a221oi_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a221oi_4 |Circuit 2: sky130_fd_sc_hd__a221oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a221oi_4 |Circuit 2: sky130_fd_sc_hd__a221oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VPB |VPB +VNB |VNB +B1 |B1 +C1 |C1 +A1 |A1 +A2 |A2 +VPWR |VPWR +B2 |B2 +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a221oi_4 and sky130_fd_sc_hd__a221oi_4 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or2_1 |Circuit 2: sky130_fd_sc_hd__or2_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (3) |sky130_fd_pr__nfet_01v8 (3) +sky130_fd_pr__pfet_01v8_hvt (3) |sky130_fd_pr__pfet_01v8_hvt (3) +Number of devices: 6 |Number of devices: 6 +Number of nets: 9 |Number of nets: 9 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or2_1 |Circuit 2: sky130_fd_sc_hd__or2_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +A |A +VPWR |VPWR +X |X +B |B +VPB |VPB +VGND |VGND +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or2_1 and sky130_fd_sc_hd__or2_1 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o211ai_1 |Circuit 2: sky130_fd_sc_hd__o211ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (4) |sky130_fd_pr__pfet_01v8_hvt (4) +sky130_fd_pr__nfet_01v8 (4) |sky130_fd_pr__nfet_01v8 (4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o211ai_1 |Circuit 2: sky130_fd_sc_hd__o211ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VPB |VPB +VNB |VNB +VPWR |VPWR +A2 |A2 +A1 |A1 +VGND |VGND +C1 |C1 +B1 |B1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o211ai_1 and sky130_fd_sc_hd__o211ai_1 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a311oi_1 |Circuit 2: sky130_fd_sc_hd__a311oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (5) |sky130_fd_pr__nfet_01v8 (5) +sky130_fd_pr__pfet_01v8_hvt (5) |sky130_fd_pr__pfet_01v8_hvt (5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a311oi_1 |Circuit 2: sky130_fd_sc_hd__a311oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VGND |VGND +VPB |VPB +VNB |VNB +A1 |A1 +A2 |A2 +A3 |A3 +B1 |B1 +C1 |C1 +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a311oi_1 and sky130_fd_sc_hd__a311oi_1 are equivalent. + +Class I9_sky130_fd_sc_hd__or4bb_4 (0): Merged 6 parallel devices. +Class sky130_fd_sc_hd__or4bb_4 (1): Merged 6 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or4bb_4 |Circuit 2: sky130_fd_sc_hd__or4bb_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (10->7) |sky130_fd_pr__pfet_01v8_hvt (10->7) +sky130_fd_pr__nfet_01v8 (10->7) |sky130_fd_pr__nfet_01v8 (10->7) +Number of devices: 14 |Number of devices: 14 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4bb_4 |Circuit 2: sky130_fd_sc_hd__or4bb_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +X |X +B |B +A |A +D_N |D_N +C_N |C_N +VGND |VGND +VNB |VNB +VPB |VPB +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4bb_4 and sky130_fd_sc_hd__or4bb_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a2bb2o_4 (0): Merged 16 parallel devices. +Class sky130_fd_sc_hd__a2bb2o_4 (1): Merged 16 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2o_4 |Circuit 2: sky130_fd_sc_hd__a2bb2o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (14->6) |sky130_fd_pr__nfet_01v8 (14->6) +sky130_fd_pr__pfet_01v8_hvt (14->6) |sky130_fd_pr__pfet_01v8_hvt (14->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2o_4 |Circuit 2: sky130_fd_sc_hd__a2bb2o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +A2_N |A2_N +X |X +A1_N |A1_N +B2 |B2 +B1 |B1 +VNB |VNB +VPB |VPB +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2o_4 and sky130_fd_sc_hd__a2bb2o_4 are equivalent. + +Class I9_sky130_fd_sc_hd__mux4_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__mux4_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__mux4_2 |Circuit 2: sky130_fd_sc_hd__mux4_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (14->13) |sky130_fd_pr__pfet_01v8_hvt (14->13) +sky130_fd_pr__nfet_01v8 (14->13) |sky130_fd_pr__nfet_01v8 (14->13) +Number of devices: 26 |Number of devices: 26 +Number of nets: 24 |Number of nets: 24 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__mux4_2 |Circuit 2: sky130_fd_sc_hd__mux4_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +X |X +A1 |A1 +A3 |A3 +A0 |A0 +A2 |A2 +S0 |S0 +VPB |VPB +VNB |VNB +VPWR |VPWR +VGND |VGND +S1 |S1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__mux4_2 and sky130_fd_sc_hd__mux4_2 are equivalent. + +Class I9_sky130_fd_sc_hd__nand4_4 (0): Merged 24 parallel devices. +Class sky130_fd_sc_hd__nand4_4 (1): Merged 24 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__nand4_4 |Circuit 2: sky130_fd_sc_hd__nand4_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (16->4) |sky130_fd_pr__nfet_01v8 (16->4) +sky130_fd_pr__pfet_01v8_hvt (16->4) |sky130_fd_pr__pfet_01v8_hvt (16->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nand4_4 |Circuit 2: sky130_fd_sc_hd__nand4_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +Y |Y +VPWR |VPWR +VPB |VPB +VNB |VNB +A |A +B |B +C |C +D |D +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nand4_4 and sky130_fd_sc_hd__nand4_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a31o_4 (0): Merged 11 parallel devices. +Class sky130_fd_sc_hd__a31o_4 (1): Merged 11 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a31o_4 |Circuit 2: sky130_fd_sc_hd__a31o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (12->5) |sky130_fd_pr__pfet_01v8_hvt (12->5) +sky130_fd_pr__nfet_01v8 (12->8) |sky130_fd_pr__nfet_01v8 (12->8) +Number of devices: 13 |Number of devices: 13 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Resolving symmetries by property value. +Resolving symmetries by pin name. +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a31o_4 |Circuit 2: sky130_fd_sc_hd__a31o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VNB |VNB +A2 |A2 +A1 |A1 +A3 |A3 +VPB |VPB +B1 |B1 +X |X +VGND |VGND +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a31o_4 and sky130_fd_sc_hd__a31o_4 are equivalent. + +Class I9_sky130_fd_sc_hd__and4_4 (0): Merged 6 parallel devices. +Class sky130_fd_sc_hd__and4_4 (1): Merged 6 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__and4_4 |Circuit 2: sky130_fd_sc_hd__and4_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (8->5) |sky130_fd_pr__pfet_01v8_hvt (8->5) +sky130_fd_pr__nfet_01v8 (8->5) |sky130_fd_pr__nfet_01v8 (8->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__and4_4 |Circuit 2: sky130_fd_sc_hd__and4_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +X |X +C |C +D |D +B |B +A |A +VPWR |VPWR +VPB |VPB +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__and4_4 and sky130_fd_sc_hd__and4_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a22oi_4 (0): Merged 24 parallel devices. +Class sky130_fd_sc_hd__a22oi_4 (1): Merged 24 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a22oi_4 |Circuit 2: sky130_fd_sc_hd__a22oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (16->4) |sky130_fd_pr__nfet_01v8 (16->4) +sky130_fd_pr__pfet_01v8_hvt (16->4) |sky130_fd_pr__pfet_01v8_hvt (16->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a22oi_4 |Circuit 2: sky130_fd_sc_hd__a22oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +Y |Y +VNB |VNB +VPWR |VPWR +A2 |A2 +A1 |A1 +B1 |B1 +VGND |VGND +B2 |B2 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a22oi_4 and sky130_fd_sc_hd__a22oi_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o22ai_4 (0): Merged 24 parallel devices. +Class sky130_fd_sc_hd__o22ai_4 (1): Merged 24 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o22ai_4 |Circuit 2: sky130_fd_sc_hd__o22ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (16->4) |sky130_fd_pr__nfet_01v8 (16->4) +sky130_fd_pr__pfet_01v8_hvt (16->4) |sky130_fd_pr__pfet_01v8_hvt (16->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o22ai_4 |Circuit 2: sky130_fd_sc_hd__o22ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +B2 |B2 +A2 |A2 +VGND |VGND +B1 |B1 +A1 |A1 +VPWR |VPWR +Y |Y +VPB |VPB +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o22ai_4 and sky130_fd_sc_hd__o22ai_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a32oi_2 (0): Merged 10 parallel devices. +Class sky130_fd_sc_hd__a32oi_2 (1): Merged 10 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a32oi_2 |Circuit 2: sky130_fd_sc_hd__a32oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (10->5) |sky130_fd_pr__nfet_01v8 (10->5) +sky130_fd_pr__pfet_01v8_hvt (10->5) |sky130_fd_pr__pfet_01v8_hvt (10->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a32oi_2 |Circuit 2: sky130_fd_sc_hd__a32oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VNB |VNB +VPB |VPB +B1 |B1 +A1 |A1 +A3 |A3 +A2 |A2 +VGND |VGND +B2 |B2 +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a32oi_2 and sky130_fd_sc_hd__a32oi_2 are equivalent. + +Class I9_sky130_fd_sc_hd__o2bb2ai_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__o2bb2ai_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o2bb2ai_4 |Circuit 2: sky130_fd_sc_hd__o2bb2ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2bb2ai_4 |Circuit 2: sky130_fd_sc_hd__o2bb2ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +Y |Y +VPB |VPB +VNB |VNB +VPWR |VPWR +A1_N |A1_N +B2 |B2 +B1 |B1 +A2_N |A2_N +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2bb2ai_4 and sky130_fd_sc_hd__o2bb2ai_4 are equivalent. + +Class I9_sky130_fd_sc_hd__or3b_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__or3b_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or3b_2 |Circuit 2: sky130_fd_sc_hd__or3b_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (6->5) |sky130_fd_pr__pfet_01v8_hvt (6->5) +sky130_fd_pr__nfet_01v8 (6->5) |sky130_fd_pr__nfet_01v8 (6->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or3b_2 |Circuit 2: sky130_fd_sc_hd__or3b_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VNB |VNB +VPB |VPB +VPWR |VPWR +B |B +X |X +C_N |C_N +A |A +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or3b_2 and sky130_fd_sc_hd__or3b_2 are equivalent. + +Class I9_sky130_fd_sc_hd__or3b_4 (0): Merged 6 parallel devices. +Class sky130_fd_sc_hd__or3b_4 (1): Merged 6 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or3b_4 |Circuit 2: sky130_fd_sc_hd__or3b_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (8->5) |sky130_fd_pr__pfet_01v8_hvt (8->5) +sky130_fd_pr__nfet_01v8 (8->5) |sky130_fd_pr__nfet_01v8 (8->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or3b_4 |Circuit 2: sky130_fd_sc_hd__or3b_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +X |X +B |B +C_N |C_N +A |A +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or3b_4 and sky130_fd_sc_hd__or3b_4 are equivalent. + +Class I9_sky130_fd_sc_hd__or2_4 (0): Merged 6 parallel devices. +Class sky130_fd_sc_hd__or2_4 (1): Merged 6 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or2_4 |Circuit 2: sky130_fd_sc_hd__or2_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (6->3) |sky130_fd_pr__pfet_01v8_hvt (6->3) +sky130_fd_pr__nfet_01v8 (6->3) |sky130_fd_pr__nfet_01v8 (6->3) +Number of devices: 6 |Number of devices: 6 +Number of nets: 9 |Number of nets: 9 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or2_4 |Circuit 2: sky130_fd_sc_hd__or2_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VGND |VGND +VNB |VNB +B |B +X |X +VPWR |VPWR +A |A +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or2_4 and sky130_fd_sc_hd__or2_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a2bb2o_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__a2bb2o_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2o_2 |Circuit 2: sky130_fd_sc_hd__a2bb2o_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (7->6) |sky130_fd_pr__pfet_01v8_hvt (7->6) +sky130_fd_pr__nfet_01v8 (7->6) |sky130_fd_pr__nfet_01v8 (7->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2o_2 |Circuit 2: sky130_fd_sc_hd__a2bb2o_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VNB |VNB +VPB |VPB +A1_N |A1_N +X |X +B1 |B1 +B2 |B2 +A2_N |A2_N +VGND |VGND +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2o_2 and sky130_fd_sc_hd__a2bb2o_2 are equivalent. + +Class I9_sky130_fd_sc_hd__a22o_4 (0): Merged 14 parallel devices. +Class sky130_fd_sc_hd__a22o_4 (1): Merged 14 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a22o_4 |Circuit 2: sky130_fd_sc_hd__a22o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (12->5) |sky130_fd_pr__pfet_01v8_hvt (12->5) +sky130_fd_pr__nfet_01v8 (12->5) |sky130_fd_pr__nfet_01v8 (12->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a22o_4 |Circuit 2: sky130_fd_sc_hd__a22o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VGND |VGND +VPB |VPB +VNB |VNB +A1 |A1 +X |X +B2 |B2 +A2 |A2 +B1 |B1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a22o_4 and sky130_fd_sc_hd__a22o_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o311a_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__o311a_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o311a_2 |Circuit 2: sky130_fd_sc_hd__o311a_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (7->6) |sky130_fd_pr__pfet_01v8_hvt (7->6) +sky130_fd_pr__nfet_01v8 (7->6) |sky130_fd_pr__nfet_01v8 (7->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311a_2 |Circuit 2: sky130_fd_sc_hd__o311a_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VGND |VGND +VPB |VPB +VNB |VNB +X |X +A2 |A2 +B1 |B1 +A3 |A3 +A1 |A1 +C1 |C1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311a_2 and sky130_fd_sc_hd__o311a_2 are equivalent. + +Class I9_sky130_fd_sc_hd__o41ai_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__o41ai_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o41ai_4 |Circuit 2: sky130_fd_sc_hd__o41ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o41ai_4 |Circuit 2: sky130_fd_sc_hd__o41ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VPB |VPB +VNB |VNB +A1 |A1 +A3 |A3 +A2 |A2 +A4 |A4 +VPWR |VPWR +B1 |B1 +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o41ai_4 and sky130_fd_sc_hd__o41ai_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a31oi_2 (0): Merged 8 parallel devices. +Class sky130_fd_sc_hd__a31oi_2 (1): Merged 8 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a31oi_2 |Circuit 2: sky130_fd_sc_hd__a31oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (8->4) |sky130_fd_pr__nfet_01v8 (8->4) +sky130_fd_pr__pfet_01v8_hvt (8->4) |sky130_fd_pr__pfet_01v8_hvt (8->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a31oi_2 |Circuit 2: sky130_fd_sc_hd__a31oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VNB |VNB +VPB |VPB +Y |Y +VPWR |VPWR +VGND |VGND +A1 |A1 +B1 |B1 +A3 |A3 +A2 |A2 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a31oi_2 and sky130_fd_sc_hd__a31oi_2 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o311ai_1 |Circuit 2: sky130_fd_sc_hd__o311ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (5) |sky130_fd_pr__nfet_01v8 (5) +sky130_fd_pr__pfet_01v8_hvt (5) |sky130_fd_pr__pfet_01v8_hvt (5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311ai_1 |Circuit 2: sky130_fd_sc_hd__o311ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VNB |VNB +Y |Y +B1 |B1 +C1 |C1 +A3 |A3 +A2 |A2 +A1 |A1 +VPWR |VPWR +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311ai_1 and sky130_fd_sc_hd__o311ai_1 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__nor4b_1 |Circuit 2: sky130_fd_sc_hd__nor4b_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (5) |sky130_fd_pr__nfet_01v8 (5) +sky130_fd_pr__pfet_01v8_hvt (5) |sky130_fd_pr__pfet_01v8_hvt (5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nor4b_1 |Circuit 2: sky130_fd_sc_hd__nor4b_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +D_N |D_N +A |A +C |C +B |B +VPB |VPB +VGND |VGND +VNB |VNB +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nor4b_1 and sky130_fd_sc_hd__nor4b_1 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o22ai_1 |Circuit 2: sky130_fd_sc_hd__o22ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (4) |sky130_fd_pr__nfet_01v8 (4) +sky130_fd_pr__pfet_01v8_hvt (4) |sky130_fd_pr__pfet_01v8_hvt (4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o22ai_1 |Circuit 2: sky130_fd_sc_hd__o22ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VPB |VPB +VNB |VNB +A2 |A2 +A1 |A1 +VPWR |VPWR +B2 |B2 +VGND |VGND +B1 |B1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o22ai_1 and sky130_fd_sc_hd__o22ai_1 are equivalent. + +Class I9_sky130_fd_sc_hd__o21bai_4 (0): Merged 18 parallel devices. +Class sky130_fd_sc_hd__o21bai_4 (1): Merged 18 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o21bai_4 |Circuit 2: sky130_fd_sc_hd__o21bai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (13->4) |sky130_fd_pr__pfet_01v8_hvt (13->4) +sky130_fd_pr__nfet_01v8 (13->4) |sky130_fd_pr__nfet_01v8 (13->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 11 |Number of nets: 11 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o21bai_4 |Circuit 2: sky130_fd_sc_hd__o21bai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +A1 |A1 +A2 |A2 +B1_N |B1_N +VNB |VNB +VPB |VPB +Y |Y +VGND |VGND +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o21bai_4 and sky130_fd_sc_hd__o21bai_4 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a22oi_1 |Circuit 2: sky130_fd_sc_hd__a22oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (4) |sky130_fd_pr__nfet_01v8 (4) +sky130_fd_pr__pfet_01v8_hvt (4) |sky130_fd_pr__pfet_01v8_hvt (4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a22oi_1 |Circuit 2: sky130_fd_sc_hd__a22oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +B1 |B1 +A2 |A2 +VPWR |VPWR +A1 |A1 +VGND |VGND +B2 |B2 +Y |Y +VNB |VNB +VPB |VPB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a22oi_1 and sky130_fd_sc_hd__a22oi_1 are equivalent. + +Class I9_sky130_fd_sc_hd__o2111ai_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__o2111ai_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o2111ai_4 |Circuit 2: sky130_fd_sc_hd__o2111ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2111ai_4 |Circuit 2: sky130_fd_sc_hd__o2111ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VNB |VNB +Y |Y +VPB |VPB +B1 |B1 +C1 |C1 +A1 |A1 +VGND |VGND +A2 |A2 +D1 |D1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2111ai_4 and sky130_fd_sc_hd__o2111ai_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a21bo_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__a21bo_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a21bo_2 |Circuit 2: sky130_fd_sc_hd__a21bo_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (6->5) |sky130_fd_pr__pfet_01v8_hvt (6->5) +sky130_fd_pr__nfet_01v8 (6->5) |sky130_fd_pr__nfet_01v8 (6->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a21bo_2 |Circuit 2: sky130_fd_sc_hd__a21bo_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VNB |VNB +VPB |VPB +X |X +A1 |A1 +B1_N |B1_N +A2 |A2 +VGND |VGND +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a21bo_2 and sky130_fd_sc_hd__a21bo_2 are equivalent. + +Class I9_sky130_fd_sc_hd__a41o_4 (0): Merged 16 parallel devices. +Class sky130_fd_sc_hd__a41o_4 (1): Merged 16 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a41o_4 |Circuit 2: sky130_fd_sc_hd__a41o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (14->6) |sky130_fd_pr__nfet_01v8 (14->6) +sky130_fd_pr__pfet_01v8_hvt (14->6) |sky130_fd_pr__pfet_01v8_hvt (14->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a41o_4 |Circuit 2: sky130_fd_sc_hd__a41o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VPB |VPB +VNB |VNB +VPWR |VPWR +A3 |A3 +A2 |A2 +A1 |A1 +B1 |B1 +X |X +A4 |A4 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a41o_4 and sky130_fd_sc_hd__a41o_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o311ai_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__o311ai_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o311ai_4 |Circuit 2: sky130_fd_sc_hd__o311ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311ai_4 |Circuit 2: sky130_fd_sc_hd__o311ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VPB |VPB +VNB |VNB +VPWR |VPWR +VGND |VGND +A1 |A1 +A3 |A3 +A2 |A2 +B1 |B1 +C1 |C1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311ai_4 and sky130_fd_sc_hd__o311ai_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a22oi_2 (0): Merged 8 parallel devices. +Class sky130_fd_sc_hd__a22oi_2 (1): Merged 8 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a22oi_2 |Circuit 2: sky130_fd_sc_hd__a22oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (8->4) |sky130_fd_pr__pfet_01v8_hvt (8->4) +sky130_fd_pr__nfet_01v8 (8->4) |sky130_fd_pr__nfet_01v8 (8->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a22oi_2 |Circuit 2: sky130_fd_sc_hd__a22oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +A2 |A2 +A1 |A1 +VPWR |VPWR +B1 |B1 +B2 |B2 +VNB |VNB +Y |Y +VPB |VPB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a22oi_2 and sky130_fd_sc_hd__a22oi_2 are equivalent. + +Class I9_sky130_fd_sc_hd__o221ai_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__o221ai_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o221ai_4 |Circuit 2: sky130_fd_sc_hd__o221ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o221ai_4 |Circuit 2: sky130_fd_sc_hd__o221ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VPB |VPB +VNB |VNB +B2 |B2 +C1 |C1 +B1 |B1 +VGND |VGND +A2 |A2 +A1 |A1 +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o221ai_4 and sky130_fd_sc_hd__o221ai_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o2bb2a_4 (0): Merged 16 parallel devices. +Class sky130_fd_sc_hd__o2bb2a_4 (1): Merged 16 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o2bb2a_4 |Circuit 2: sky130_fd_sc_hd__o2bb2a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (14->6) |sky130_fd_pr__nfet_01v8 (14->6) +sky130_fd_pr__pfet_01v8_hvt (14->6) |sky130_fd_pr__pfet_01v8_hvt (14->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2bb2a_4 |Circuit 2: sky130_fd_sc_hd__o2bb2a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +A2_N |A2_N +X |X +A1_N |A1_N +B2 |B2 +B1 |B1 +VNB |VNB +VPB |VPB +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2bb2a_4 and sky130_fd_sc_hd__o2bb2a_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a32o_4 (0): Merged 16 parallel devices. +Class sky130_fd_sc_hd__a32o_4 (1): Merged 16 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a32o_4 |Circuit 2: sky130_fd_sc_hd__a32o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (14->6) |sky130_fd_pr__nfet_01v8 (14->6) +sky130_fd_pr__pfet_01v8_hvt (14->6) |sky130_fd_pr__pfet_01v8_hvt (14->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a32o_4 |Circuit 2: sky130_fd_sc_hd__a32o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VPB |VPB +VNB |VNB +B2 |B2 +A1 |A1 +B1 |B1 +A3 |A3 +A2 |A2 +X |X +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a32o_4 and sky130_fd_sc_hd__a32o_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a311o_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__a311o_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a311o_2 |Circuit 2: sky130_fd_sc_hd__a311o_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (7->6) |sky130_fd_pr__pfet_01v8_hvt (7->6) +sky130_fd_pr__nfet_01v8 (7->6) |sky130_fd_pr__nfet_01v8 (7->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a311o_2 |Circuit 2: sky130_fd_sc_hd__a311o_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VGND |VGND +A2 |A2 +B1 |B1 +A3 |A3 +C1 |C1 +X |X +A1 |A1 +VPB |VPB +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a311o_2 and sky130_fd_sc_hd__a311o_2 are equivalent. + +Class I9_sky130_fd_sc_hd__a311o_4 (0): Merged 16 parallel devices. +Class sky130_fd_sc_hd__a311o_4 (1): Merged 16 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a311o_4 |Circuit 2: sky130_fd_sc_hd__a311o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (14->6) |sky130_fd_pr__pfet_01v8_hvt (14->6) +sky130_fd_pr__nfet_01v8 (14->6) |sky130_fd_pr__nfet_01v8 (14->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a311o_4 |Circuit 2: sky130_fd_sc_hd__a311o_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +X |X +A1 |A1 +B1 |B1 +A2 |A2 +A3 |A3 +C1 |C1 +VNB |VNB +VPB |VPB +VGND |VGND +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a311o_4 and sky130_fd_sc_hd__a311o_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o41a_4 (0): Merged 16 parallel devices. +Class sky130_fd_sc_hd__o41a_4 (1): Merged 16 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o41a_4 |Circuit 2: sky130_fd_sc_hd__o41a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (14->6) |sky130_fd_pr__nfet_01v8 (14->6) +sky130_fd_pr__pfet_01v8_hvt (14->6) |sky130_fd_pr__pfet_01v8_hvt (14->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o41a_4 |Circuit 2: sky130_fd_sc_hd__o41a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VPB |VPB +VNB |VNB +A2 |A2 +A3 |A3 +A4 |A4 +B1 |B1 +X |X +A1 |A1 +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o41a_4 and sky130_fd_sc_hd__o41a_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o21bai_2 (0): Merged 6 parallel devices. +Class sky130_fd_sc_hd__o21bai_2 (1): Merged 6 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o21bai_2 |Circuit 2: sky130_fd_sc_hd__o21bai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (7->4) |sky130_fd_pr__pfet_01v8_hvt (7->4) +sky130_fd_pr__nfet_01v8 (7->4) |sky130_fd_pr__nfet_01v8 (7->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 11 |Number of nets: 11 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o21bai_2 |Circuit 2: sky130_fd_sc_hd__o21bai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VNB |VNB +Y |Y +VPWR |VPWR +VGND |VGND +B1_N |B1_N +A1 |A1 +A2 |A2 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o21bai_2 and sky130_fd_sc_hd__o21bai_2 are equivalent. + +Class I9_sky130_fd_sc_hd__o41a_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__o41a_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o41a_2 |Circuit 2: sky130_fd_sc_hd__o41a_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (7->6) |sky130_fd_pr__nfet_01v8 (7->6) +sky130_fd_pr__pfet_01v8_hvt (7->6) |sky130_fd_pr__pfet_01v8_hvt (7->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o41a_2 |Circuit 2: sky130_fd_sc_hd__o41a_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VPB |VPB +VNB |VNB +B1 |B1 +A3 |A3 +A2 |A2 +A1 |A1 +A4 |A4 +X |X +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o41a_2 and sky130_fd_sc_hd__o41a_2 are equivalent. + +Class I9_sky130_fd_sc_hd__xor2_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__xor2_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__xor2_4 |Circuit 2: sky130_fd_sc_hd__xor2_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 11 |Number of nets: 11 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__xor2_4 |Circuit 2: sky130_fd_sc_hd__xor2_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VNB |VNB +X |X +VPWR |VPWR +A |A +VGND |VGND +B |B +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__xor2_4 and sky130_fd_sc_hd__xor2_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o211ai_2 (0): Merged 8 parallel devices. +Class sky130_fd_sc_hd__o211ai_2 (1): Merged 8 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o211ai_2 |Circuit 2: sky130_fd_sc_hd__o211ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (8->4) |sky130_fd_pr__nfet_01v8 (8->4) +sky130_fd_pr__pfet_01v8_hvt (8->4) |sky130_fd_pr__pfet_01v8_hvt (8->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o211ai_2 |Circuit 2: sky130_fd_sc_hd__o211ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VPB |VPB +VNB |VNB +A2 |A2 +C1 |C1 +A1 |A1 +B1 |B1 +VGND |VGND +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o211ai_2 and sky130_fd_sc_hd__o211ai_2 are equivalent. + +Class I9_sky130_fd_sc_hd__o22a_4 (0): Merged 14 parallel devices. +Class sky130_fd_sc_hd__o22a_4 (1): Merged 14 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o22a_4 |Circuit 2: sky130_fd_sc_hd__o22a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (12->5) |sky130_fd_pr__pfet_01v8_hvt (12->5) +sky130_fd_pr__nfet_01v8 (12->5) |sky130_fd_pr__nfet_01v8 (12->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o22a_4 |Circuit 2: sky130_fd_sc_hd__o22a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VNB |VNB +A2 |A2 +X |X +B1 |B1 +A1 |A1 +B2 |B2 +VPWR |VPWR +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o22a_4 and sky130_fd_sc_hd__o22a_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a2bb2oi_2 (0): Merged 10 parallel devices. +Class sky130_fd_sc_hd__a2bb2oi_2 (1): Merged 10 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2oi_2 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (10->5) |sky130_fd_pr__pfet_01v8_hvt (10->5) +sky130_fd_pr__nfet_01v8 (10->5) |sky130_fd_pr__nfet_01v8 (10->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2oi_2 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VNB |VNB +VPB |VPB +B2 |B2 +A2_N |A2_N +A1_N |A1_N +B1 |B1 +Y |Y +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2oi_2 and sky130_fd_sc_hd__a2bb2oi_2 are equivalent. + +Class I9_sky130_fd_sc_hd__a2bb2oi_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__a2bb2oi_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2oi_4 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2oi_4 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VPB |VPB +VNB |VNB +A1_N |A1_N +A2_N |A2_N +B2 |B2 +B1 |B1 +Y |Y +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2oi_4 and sky130_fd_sc_hd__a2bb2oi_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a41o_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__a41o_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a41o_2 |Circuit 2: sky130_fd_sc_hd__a41o_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (7->6) |sky130_fd_pr__pfet_01v8_hvt (7->6) +sky130_fd_pr__nfet_01v8 (7->6) |sky130_fd_pr__nfet_01v8 (7->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a41o_2 |Circuit 2: sky130_fd_sc_hd__a41o_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VNB |VNB +VPB |VPB +A3 |A3 +A2 |A2 +A4 |A4 +B1 |B1 +A1 |A1 +X |X +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a41o_2 and sky130_fd_sc_hd__a41o_2 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o221ai_1 |Circuit 2: sky130_fd_sc_hd__o221ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (5) |sky130_fd_pr__nfet_01v8 (5) +sky130_fd_pr__pfet_01v8_hvt (5) |sky130_fd_pr__pfet_01v8_hvt (5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o221ai_1 |Circuit 2: sky130_fd_sc_hd__o221ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VNB |VNB +Y |Y +B1 |B1 +C1 |C1 +VGND |VGND +A1 |A1 +A2 |A2 +B2 |B2 +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o221ai_1 and sky130_fd_sc_hd__o221ai_1 are equivalent. + +Class I9_sky130_fd_sc_hd__a221oi_2 (0): Merged 10 parallel devices. +Class sky130_fd_sc_hd__a221oi_2 (1): Merged 10 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a221oi_2 |Circuit 2: sky130_fd_sc_hd__a221oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (10->5) |sky130_fd_pr__nfet_01v8 (10->5) +sky130_fd_pr__pfet_01v8_hvt (10->5) |sky130_fd_pr__pfet_01v8_hvt (10->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a221oi_2 |Circuit 2: sky130_fd_sc_hd__a221oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VPB |VPB +VNB |VNB +VPWR |VPWR +A1 |A1 +B1 |B1 +A2 |A2 +C1 |C1 +B2 |B2 +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a221oi_2 and sky130_fd_sc_hd__a221oi_2 are equivalent. + +Class I9_sky130_fd_sc_hd__a41oi_2 (0): Merged 10 parallel devices. +Class sky130_fd_sc_hd__a41oi_2 (1): Merged 10 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a41oi_2 |Circuit 2: sky130_fd_sc_hd__a41oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (10->5) |sky130_fd_pr__pfet_01v8_hvt (10->5) +sky130_fd_pr__nfet_01v8 (10->5) |sky130_fd_pr__nfet_01v8 (10->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a41oi_2 |Circuit 2: sky130_fd_sc_hd__a41oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +Y |Y +A1 |A1 +B1 |B1 +VGND |VGND +A3 |A3 +A2 |A2 +A4 |A4 +VNB |VNB +VPB |VPB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a41oi_2 and sky130_fd_sc_hd__a41oi_2 are equivalent. + +Class I9_sky130_fd_sc_hd__o22ai_2 (0): Merged 8 parallel devices. +Class sky130_fd_sc_hd__o22ai_2 (1): Merged 8 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o22ai_2 |Circuit 2: sky130_fd_sc_hd__o22ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (8->4) |sky130_fd_pr__pfet_01v8_hvt (8->4) +sky130_fd_pr__nfet_01v8 (8->4) |sky130_fd_pr__nfet_01v8 (8->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o22ai_2 |Circuit 2: sky130_fd_sc_hd__o22ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +B2 |B2 +VPWR |VPWR +B1 |B1 +A2 |A2 +VGND |VGND +A1 |A1 +Y |Y +VNB |VNB +VPB |VPB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o22ai_2 and sky130_fd_sc_hd__o22ai_2 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2oi_1 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (5) |sky130_fd_pr__pfet_01v8_hvt (5) +sky130_fd_pr__nfet_01v8 (5) |sky130_fd_pr__nfet_01v8 (5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2oi_1 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +Y |Y +VPWR |VPWR +A2_N |A2_N +B1 |B1 +B2 |B2 +A1_N |A1_N +VPB |VPB +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2oi_1 and sky130_fd_sc_hd__a2bb2oi_1 are equivalent. + +Class I9_sky130_fd_sc_hd__nor4b_4 (0): Merged 24 parallel devices. +Class sky130_fd_sc_hd__nor4b_4 (1): Merged 24 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__nor4b_4 |Circuit 2: sky130_fd_sc_hd__nor4b_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (17->5) |sky130_fd_pr__nfet_01v8 (17->5) +sky130_fd_pr__pfet_01v8_hvt (17->5) |sky130_fd_pr__pfet_01v8_hvt (17->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nor4b_4 |Circuit 2: sky130_fd_sc_hd__nor4b_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +C |C +A |A +B |B +D_N |D_N +VPWR |VPWR +Y |Y +VPB |VPB +VGND |VGND +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nor4b_4 and sky130_fd_sc_hd__nor4b_4 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o32ai_1 |Circuit 2: sky130_fd_sc_hd__o32ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (5) |sky130_fd_pr__nfet_01v8 (5) +sky130_fd_pr__pfet_01v8_hvt (5) |sky130_fd_pr__pfet_01v8_hvt (5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o32ai_1 |Circuit 2: sky130_fd_sc_hd__o32ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VPB |VPB +VNB |VNB +B2 |B2 +VPWR |VPWR +A1 |A1 +A2 |A2 +A3 |A3 +B1 |B1 +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o32ai_1 and sky130_fd_sc_hd__o32ai_1 are equivalent. + +Class I9_sky130_fd_sc_hd__and4bb_4 (0): Merged 6 parallel devices. +Class sky130_fd_sc_hd__and4bb_4 (1): Merged 6 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__and4bb_4 |Circuit 2: sky130_fd_sc_hd__and4bb_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (10->7) |sky130_fd_pr__pfet_01v8_hvt (10->7) +sky130_fd_pr__nfet_01v8 (10->7) |sky130_fd_pr__nfet_01v8 (10->7) +Number of devices: 14 |Number of devices: 14 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__and4bb_4 |Circuit 2: sky130_fd_sc_hd__and4bb_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +X |X +C |C +D |D +B_N |B_N +A_N |A_N +VPWR |VPWR +VPB |VPB +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__and4bb_4 and sky130_fd_sc_hd__and4bb_4 are equivalent. + +Class I9_sky130_fd_sc_hd__nor3b_4 (0): Merged 18 parallel devices. +Class sky130_fd_sc_hd__nor3b_4 (1): Merged 18 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__nor3b_4 |Circuit 2: sky130_fd_sc_hd__nor3b_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (13->4) |sky130_fd_pr__nfet_01v8 (13->4) +sky130_fd_pr__pfet_01v8_hvt (13->4) |sky130_fd_pr__pfet_01v8_hvt (13->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 11 |Number of nets: 11 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nor3b_4 |Circuit 2: sky130_fd_sc_hd__nor3b_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +A |A +B |B +C_N |C_N +VPB |VPB +VGND |VGND +Y |Y +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nor3b_4 and sky130_fd_sc_hd__nor3b_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o32ai_2 (0): Merged 10 parallel devices. +Class sky130_fd_sc_hd__o32ai_2 (1): Merged 10 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o32ai_2 |Circuit 2: sky130_fd_sc_hd__o32ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (10->5) |sky130_fd_pr__nfet_01v8 (10->5) +sky130_fd_pr__pfet_01v8_hvt (10->5) |sky130_fd_pr__pfet_01v8_hvt (10->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o32ai_2 |Circuit 2: sky130_fd_sc_hd__o32ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VNB |VNB +VPB |VPB +A3 |A3 +VPWR |VPWR +A2 |A2 +A1 |A1 +B1 |B1 +B2 |B2 +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o32ai_2 and sky130_fd_sc_hd__o32ai_2 are equivalent. +Flattening unmatched subcell I9_sky130_fd_sc_hd__diode_2 in circuit I9_RAM128 (0)(6586 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_4 in circuit I9_RAM128 (0)(153 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and4bb_2 in circuit I9_RAM128 (0)(48 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_8 in circuit I9_RAM128 (0)(500 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__dfxtp_1 in circuit I9_RAM128 (0)(128 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and2_1 in circuit I9_RAM128 (0)(512 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_6 in circuit I9_RAM128 (0)(498 instances) +Flattening unmatched subcell I9_sky130_ef_sc_hd__decap_12 in circuit I9_RAM128 (0)(69 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_3 in circuit I9_RAM128 (0)(874 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_4 in circuit I9_RAM128 (0)(762 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_2 in circuit I9_RAM128 (0)(348 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_16 in circuit I9_RAM128 (0)(160 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and4b_2 in circuit I9_RAM128 (0)(48 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__conb_1 in circuit I9_RAM128 (0)(16 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and4_2 in circuit I9_RAM128 (0)(16 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3b_2 in circuit I9_RAM128 (0)(5 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and3b_2 in circuit I9_RAM128 (0)(10 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and3_2 in circuit I9_RAM128 (0)(5 instances) + +Flattening instances of sky130_ef_sc_hd__decap_12 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__clkbuf_16 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and4b_2 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and2_1 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__conb_1 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and3_2 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and4_2 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__dfxtp_1 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__diode_2 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__nor3b_2 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and4bb_2 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and3b_2 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__clkbuf_2 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__clkbuf_4 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__decap_3 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__decap_4 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__decap_6 in cell RAM128 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__decap_8 in cell RAM128 (1) makes a better match +Making another compare attempt. + +Class I9_RAM128 (0): Merged 18929 parallel devices. +Class RAM128 (1): Merged 11271 parallel devices. +Subcircuit summary: +Circuit 1: I9_RAM128 |Circuit 2: RAM128 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +I9_sky130_fd_sc_hd__ebufn_4 (4224) |sky130_fd_sc_hd__ebufn_4 (4224) +sky130_fd_pr__diode_pw2nd_05v5 (6586->734) |sky130_fd_pr__diode_pw2nd_05v5 (6586->734) +sky130_fd_pr__pfet_01v8_hvt (11720->5189) |sky130_fd_pr__pfet_01v8_hvt (11720->5189) +sky130_fd_pr__nfet_01v8 (11720->5189) |sky130_fd_pr__nfet_01v8 (11720->5189) +I9_sky130_fd_sc_hd__dlclkp_1 (512) |sky130_fd_sc_hd__dlclkp_1 (512) +I9_sky130_fd_sc_hd__dlxtp_1 (4096) |sky130_fd_sc_hd__dlxtp_1 (4096) +I9_sky130_fd_sc_hd__inv_1 (1024) |sky130_fd_sc_hd__inv_1 (1024) +I9_sky130_fd_sc_hd__mux4_1 (32) |sky130_fd_sc_hd__mux4_1 (32) +sky130_fd_pr__res_generic_po (32->17) |sky130_fd_pr__res_generic_po (32->17) +I9_sky130_fd_sc_hd__nor4b_2 (16) |sky130_fd_sc_hd__nor4b_2 (16) +Number of devices: 21033 |Number of devices: 21033 +Number of nets: 11060 |Number of nets: 11060 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Resolving symmetries by property value. +Resolving symmetries by pin name. +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_RAM128 |Circuit 2: RAM128 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Do0[1] |Do0[1] +Do0[3] |Do0[3] +Do0[5] |Do0[5] +Do0[7] |Do0[7] +Do0[0] |Do0[0] +Do0[2] |Do0[2] +Do0[4] |Do0[4] +Do0[6] |Do0[6] +Do0[9] |Do0[9] +Do0[11] |Do0[11] +Do0[13] |Do0[13] +Do0[15] |Do0[15] +Do0[8] |Do0[8] +Do0[10] |Do0[10] +Do0[12] |Do0[12] +Do0[14] |Do0[14] +Do0[18] |Do0[18] +Do0[20] |Do0[20] +Do0[19] |Do0[19] +Do0[21] |Do0[21] +Do0[22] |Do0[22] +Do0[17] |Do0[17] +Do0[23] |Do0[23] +Do0[16] |Do0[16] +Do0[24] |Do0[24] +Do0[25] |Do0[25] +Do0[30] |Do0[30] +Do0[28] |Do0[28] +Do0[27] |Do0[27] +Do0[29] |Do0[29] +Do0[31] |Do0[31] +Do0[26] |Do0[26] +A0[5] |A0[5] +A0[6] |A0[6] +EN0 |EN0 +CLK |CLK +WE0[0] |WE0[0] +WE0[1] |WE0[1] +A0[1] |A0[1] +WE0[2] |WE0[2] +A0[3] |A0[3] +A0[4] |A0[4] +WE0[3] |WE0[3] +A0[0] |A0[0] +A0[2] |A0[2] +Di0[18] |Di0[18] +Di0[22] |Di0[22] +Di0[17] |Di0[17] +Di0[16] |Di0[16] +Di0[23] |Di0[23] +Di0[20] |Di0[20] +Di0[24] |Di0[24] +Di0[25] |Di0[25] +Di0[30] |Di0[30] +Di0[19] |Di0[19] +Di0[21] |Di0[21] +Di0[26] |Di0[26] +Di0[29] |Di0[29] +Di0[28] |Di0[28] +Di0[31] |Di0[31] +Di0[27] |Di0[27] +Di0[9] |Di0[9] +Di0[11] |Di0[11] +Di0[12] |Di0[12] +Di0[13] |Di0[13] +Di0[15] |Di0[15] +Di0[10] |Di0[10] +Di0[14] |Di0[14] +Di0[8] |Di0[8] +Di0[1] |Di0[1] +Di0[0] |Di0[0] +Di0[4] |Di0[4] +Di0[5] |Di0[5] +Di0[6] |Di0[6] +Di0[3] |Di0[3] +Di0[7] |Di0[7] +Di0[2] |Di0[2] +VPWR |VPWR +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_RAM128 and RAM128 are equivalent. + +Class I9_sky130_fd_sc_hd__xnor2_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__xnor2_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__xnor2_4 |Circuit 2: sky130_fd_sc_hd__xnor2_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 11 |Number of nets: 11 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__xnor2_4 |Circuit 2: sky130_fd_sc_hd__xnor2_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VNB |VNB +VPB |VPB +A |A +B |B +VPWR |VPWR +VGND |VGND +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__xnor2_4 and sky130_fd_sc_hd__xnor2_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a2111oi_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__a2111oi_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a2111oi_4 |Circuit 2: sky130_fd_sc_hd__a2111oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2111oi_4 |Circuit 2: sky130_fd_sc_hd__a2111oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +VPWR |VPWR +A1 |A1 +A2 |A2 +C1 |C1 +D1 |D1 +B1 |B1 +VPB |VPB +Y |Y +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2111oi_4 and sky130_fd_sc_hd__a2111oi_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o2111a_4 (0): Merged 12 parallel devices. +Class sky130_fd_sc_hd__o2111a_4 (1): Merged 12 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o2111a_4 |Circuit 2: sky130_fd_sc_hd__o2111a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (14->8) |sky130_fd_pr__nfet_01v8 (14->8) +sky130_fd_pr__pfet_01v8_hvt (14->8) |sky130_fd_pr__pfet_01v8_hvt (14->8) +Number of devices: 16 |Number of devices: 16 +Number of nets: 17 |Number of nets: 17 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Resolving symmetries by property value. +Resolving symmetries by pin name. +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2111a_4 |Circuit 2: sky130_fd_sc_hd__o2111a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +X |X +D1 |D1 +VNB |VNB +VPB |VPB +VGND |VGND +A2 |A2 +A1 |A1 +B1 |B1 +C1 |C1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2111a_4 and sky130_fd_sc_hd__o2111a_4 are equivalent. + +Class I9_sky130_fd_sc_hd__o211a_4 (0): Merged 10 parallel devices. +Class sky130_fd_sc_hd__o211a_4 (1): Merged 10 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o211a_4 |Circuit 2: sky130_fd_sc_hd__o211a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (12->7) |sky130_fd_pr__nfet_01v8 (12->7) +sky130_fd_pr__pfet_01v8_hvt (12->7) |sky130_fd_pr__pfet_01v8_hvt (12->7) +Number of devices: 14 |Number of devices: 14 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Resolving symmetries by property value. +Resolving symmetries by pin name. +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o211a_4 |Circuit 2: sky130_fd_sc_hd__o211a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +X |X +VPWR |VPWR +VPB |VPB +VNB |VNB +B1 |B1 +C1 |C1 +A2 |A2 +VGND |VGND +A1 |A1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o211a_4 and sky130_fd_sc_hd__o211a_4 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o41ai_1 |Circuit 2: sky130_fd_sc_hd__o41ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (5) |sky130_fd_pr__pfet_01v8_hvt (5) +sky130_fd_pr__nfet_01v8 (5) |sky130_fd_pr__nfet_01v8 (5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o41ai_1 |Circuit 2: sky130_fd_sc_hd__o41ai_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VGND |VGND +VPB |VPB +VNB |VNB +A2 |A2 +A1 |A1 +A3 |A3 +A4 |A4 +VPWR |VPWR +B1 |B1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o41ai_1 and sky130_fd_sc_hd__o41ai_1 are equivalent. + +Class I9_sky130_fd_sc_hd__o31ai_4 (0): Merged 24 parallel devices. +Class sky130_fd_sc_hd__o31ai_4 (1): Merged 24 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o31ai_4 |Circuit 2: sky130_fd_sc_hd__o31ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (16->4) |sky130_fd_pr__pfet_01v8_hvt (16->4) +sky130_fd_pr__nfet_01v8 (16->4) |sky130_fd_pr__nfet_01v8 (16->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 12 |Number of nets: 12 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o31ai_4 |Circuit 2: sky130_fd_sc_hd__o31ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VNB |VNB +A2 |A2 +A1 |A1 +VPWR |VPWR +B1 |B1 +A3 |A3 +VGND |VGND +Y |Y +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o31ai_4 and sky130_fd_sc_hd__o31ai_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a32oi_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__a32oi_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a32oi_4 |Circuit 2: sky130_fd_sc_hd__a32oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a32oi_4 |Circuit 2: sky130_fd_sc_hd__a32oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VNB |VNB +VPB |VPB +Y |Y +A1 |A1 +B1 |B1 +B2 |B2 +A3 |A3 +A2 |A2 +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a32oi_4 and sky130_fd_sc_hd__a32oi_4 are equivalent. + +Class I9_sky130_fd_sc_hd__or4bb_2 (0): Merged 2 parallel devices. +Class sky130_fd_sc_hd__or4bb_2 (1): Merged 2 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__or4bb_2 |Circuit 2: sky130_fd_sc_hd__or4bb_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (8->7) |sky130_fd_pr__pfet_01v8_hvt (8->7) +sky130_fd_pr__nfet_01v8 (8->7) |sky130_fd_pr__nfet_01v8 (8->7) +Number of devices: 14 |Number of devices: 14 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4bb_2 |Circuit 2: sky130_fd_sc_hd__or4bb_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VGND |VGND +VNB |VNB +VPWR |VPWR +X |X +B |B +D_N |D_N +C_N |C_N +A |A +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4bb_2 and sky130_fd_sc_hd__or4bb_2 are equivalent. + +Class I9_sky130_fd_sc_hd__o311a_4 (0): Merged 16 parallel devices. +Class sky130_fd_sc_hd__o311a_4 (1): Merged 16 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o311a_4 |Circuit 2: sky130_fd_sc_hd__o311a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (14->6) |sky130_fd_pr__pfet_01v8_hvt (14->6) +sky130_fd_pr__nfet_01v8 (14->6) |sky130_fd_pr__nfet_01v8 (14->6) +Number of devices: 12 |Number of devices: 12 +Number of nets: 15 |Number of nets: 15 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311a_4 |Circuit 2: sky130_fd_sc_hd__o311a_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPWR |VPWR +VGND |VGND +C1 |C1 +B1 |B1 +A1 |A1 +X |X +A2 |A2 +A3 |A3 +VPB |VPB +VNB |VNB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311a_4 and sky130_fd_sc_hd__o311a_4 are equivalent. + +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a32oi_1 |Circuit 2: sky130_fd_sc_hd__a32oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (5) |sky130_fd_pr__pfet_01v8_hvt (5) +sky130_fd_pr__nfet_01v8 (5) |sky130_fd_pr__nfet_01v8 (5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a32oi_1 |Circuit 2: sky130_fd_sc_hd__a32oi_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VPB |VPB +VNB |VNB +A1 |A1 +A2 |A2 +A3 |A3 +B1 |B1 +VGND |VGND +B2 |B2 +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a32oi_1 and sky130_fd_sc_hd__a32oi_1 are equivalent. + +Class I9_sky130_fd_sc_hd__a21boi_4 (0): Merged 18 parallel devices. +Class sky130_fd_sc_hd__a21boi_4 (1): Merged 18 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a21boi_4 |Circuit 2: sky130_fd_sc_hd__a21boi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (13->4) |sky130_fd_pr__pfet_01v8_hvt (13->4) +sky130_fd_pr__nfet_01v8 (13->4) |sky130_fd_pr__nfet_01v8 (13->4) +Number of devices: 8 |Number of devices: 8 +Number of nets: 11 |Number of nets: 11 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a21boi_4 |Circuit 2: sky130_fd_sc_hd__a21boi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VPB |VPB +VNB |VNB +A1 |A1 +A2 |A2 +B1_N |B1_N +Y |Y +VPWR |VPWR +VGND |VGND +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a21boi_4 and sky130_fd_sc_hd__a21boi_4 are equivalent. +Flattening unmatched subcell I9_sky130_fd_sc_hd__and2_1 in circuit I9_RAM256 (0)(1024 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__diode_2 in circuit I9_RAM256 (0)(12955 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_4 in circuit I9_RAM256 (0)(2049 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_6 in circuit I9_RAM256 (0)(1564 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_8 in circuit I9_RAM256 (0)(1381 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and4_2 in circuit I9_RAM256 (0)(32 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_2 in circuit I9_RAM256 (0)(700 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__dfxtp_1 in circuit I9_RAM256 (0)(256 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_3 in circuit I9_RAM256 (0)(1867 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_4 in circuit I9_RAM256 (0)(306 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and3b_2 in circuit I9_RAM256 (0)(20 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and4bb_2 in circuit I9_RAM256 (0)(96 instances) +Flattening unmatched subcell I9_sky130_ef_sc_hd__decap_12 in circuit I9_RAM256 (0)(254 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_16 in circuit I9_RAM256 (0)(320 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and4b_2 in circuit I9_RAM256 (0)(96 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and3_2 in circuit I9_RAM256 (0)(10 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__mux2_1 in circuit I9_RAM256 (0)(32 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__conb_1 in circuit I9_RAM256 (0)(32 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3b_2 in circuit I9_RAM256 (0)(10 instances) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and2b_2 in circuit I9_RAM256 (0)(1 instance) +Flattening unmatched subcell I9_sky130_fd_sc_hd__and2_2 in circuit I9_RAM256 (0)(1 instance) + +Flattening instances of sky130_ef_sc_hd__decap_12 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__clkbuf_16 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and4b_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and2_1 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and2_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__conb_1 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and3_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and4_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__mux2_1 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__dfxtp_1 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__diode_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__nor3b_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and4bb_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and2b_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__and3b_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__clkbuf_2 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__clkbuf_4 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__decap_3 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__decap_4 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__decap_6 in cell RAM256 (1) makes a better match +Flattening instances of sky130_fd_sc_hd__decap_8 in cell RAM256 (1) makes a better match +Making another compare attempt. + +Class I9_RAM256 (0): Merged 41200 parallel devices. +Class RAM256 (1): Merged 25872 parallel devices. +Subcircuit summary: +Circuit 1: I9_RAM256 |Circuit 2: RAM256 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (25362->10584) |sky130_fd_pr__pfet_01v8_hvt (25362->10584) +sky130_fd_pr__nfet_01v8 (25362->10584) |sky130_fd_pr__nfet_01v8 (25362->10584) +I9_sky130_fd_sc_hd__dlxtp_1 (8192) |sky130_fd_sc_hd__dlxtp_1 (8192) +sky130_fd_pr__diode_pw2nd_05v5 (12955->1342) |sky130_fd_pr__diode_pw2nd_05v5 (12955->1342) +I9_sky130_fd_sc_hd__ebufn_4 (8448) |sky130_fd_sc_hd__ebufn_4 (8448) +I9_sky130_fd_sc_hd__dlclkp_1 (1024) |sky130_fd_sc_hd__dlclkp_1 (1024) +I9_sky130_fd_sc_hd__inv_1 (2048) |sky130_fd_sc_hd__inv_1 (2048) +I9_sky130_fd_sc_hd__mux4_1 (64) |sky130_fd_sc_hd__mux4_1 (64) +I9_sky130_fd_sc_hd__nor4b_2 (32) |sky130_fd_sc_hd__nor4b_2 (32) +sky130_fd_pr__res_generic_po (64->33) |sky130_fd_pr__res_generic_po (64->33) +Number of devices: 42351 |Number of devices: 42351 +Number of nets: 22312 |Number of nets: 22312 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Resolving symmetries by property value. +Resolving symmetries by pin name. +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_RAM256 |Circuit 2: RAM256 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +A0[5] |A0[5] +A0[6] |A0[6] +CLK |CLK +WE0[1] |WE0[1] +WE0[3] |WE0[3] +A0[1] |A0[1] +A0[3] |A0[3] +A0[4] |A0[4] +WE0[2] |WE0[2] +WE0[0] |WE0[0] +Di0[11] |Di0[11] +Di0[12] |Di0[12] +Di0[13] |Di0[13] +Di0[16] |Di0[16] +Di0[17] |Di0[17] +Di0[18] |Di0[18] +Di0[19] |Di0[19] +Di0[20] |Di0[20] +Di0[21] |Di0[21] +Di0[22] |Di0[22] +Di0[23] |Di0[23] +Di0[26] |Di0[26] +Di0[24] |Di0[24] +Di0[25] |Di0[25] +Di0[28] |Di0[28] +Di0[30] |Di0[30] +Di0[27] |Di0[27] +Di0[29] |Di0[29] +Di0[31] |Di0[31] +Di0[0] |Di0[0] +Di0[1] |Di0[1] +Di0[2] |Di0[2] +Di0[3] |Di0[3] +Di0[4] |Di0[4] +Di0[5] |Di0[5] +Di0[6] |Di0[6] +Di0[7] |Di0[7] +Di0[10] |Di0[10] +Di0[14] |Di0[14] +Di0[15] |Di0[15] +Di0[8] |Di0[8] +Di0[9] |Di0[9] +A0[0] |A0[0] +A0[2] |A0[2] +EN0 |EN0 +A0[7] |A0[7] +Do0[11] |Do0[11] +Do0[12] |Do0[12] +Do0[13] |Do0[13] +Do0[8] |Do0[8] +Do0[9] |Do0[9] +Do0[10] |Do0[10] +Do0[14] |Do0[14] +Do0[15] |Do0[15] +Do0[0] |Do0[0] +Do0[1] |Do0[1] +Do0[2] |Do0[2] +Do0[3] |Do0[3] +Do0[4] |Do0[4] +Do0[5] |Do0[5] +Do0[6] |Do0[6] +Do0[7] |Do0[7] +Do0[16] |Do0[16] +Do0[17] |Do0[17] +Do0[18] |Do0[18] +Do0[19] |Do0[19] +Do0[20] |Do0[20] +Do0[21] |Do0[21] +Do0[22] |Do0[22] +Do0[23] |Do0[23] +Do0[26] |Do0[26] +Do0[24] |Do0[24] +Do0[25] |Do0[25] +Do0[28] |Do0[28] +Do0[30] |Do0[30] +Do0[27] |Do0[27] +Do0[29] |Do0[29] +Do0[31] |Do0[31] +VGND |VGND +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_RAM256 and RAM256 are equivalent. + +Class I9_sky130_fd_sc_hd__o2bb2ai_2 (0): Merged 10 parallel devices. +Class sky130_fd_sc_hd__o2bb2ai_2 (1): Merged 10 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o2bb2ai_2 |Circuit 2: sky130_fd_sc_hd__o2bb2ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (10->5) |sky130_fd_pr__pfet_01v8_hvt (10->5) +sky130_fd_pr__nfet_01v8 (10->5) |sky130_fd_pr__nfet_01v8 (10->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 13 |Number of nets: 13 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2bb2ai_2 |Circuit 2: sky130_fd_sc_hd__o2bb2ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +Y |Y +VPWR |VPWR +A1_N |A1_N +B2 |B2 +A2_N |A2_N +B1 |B1 +VNB |VNB +VPB |VPB +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2bb2ai_2 and sky130_fd_sc_hd__o2bb2ai_2 are equivalent. + +Class I9_sky130_fd_sc_hd__a2111oi_2 (0): Merged 6 parallel devices. +Class sky130_fd_sc_hd__a2111oi_2 (1): Merged 6 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a2111oi_2 |Circuit 2: sky130_fd_sc_hd__a2111oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (10->7) |sky130_fd_pr__pfet_01v8_hvt (10->7) +sky130_fd_pr__nfet_01v8 (10->7) |sky130_fd_pr__nfet_01v8 (10->7) +Number of devices: 14 |Number of devices: 14 +Number of nets: 16 |Number of nets: 16 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Resolving symmetries by property value. +Resolving symmetries by pin name. +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2111oi_2 |Circuit 2: sky130_fd_sc_hd__a2111oi_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +VGND |VGND +Y |Y +VNB |VNB +VPB |VPB +VPWR |VPWR +B1 |B1 +D1 |D1 +A2 |A2 +A1 |A1 +C1 |C1 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2111oi_2 and sky130_fd_sc_hd__a2111oi_2 are equivalent. + +Class I9_sky130_fd_sc_hd__o311ai_2 (0): Merged 10 parallel devices. +Class sky130_fd_sc_hd__o311ai_2 (1): Merged 10 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o311ai_2 |Circuit 2: sky130_fd_sc_hd__o311ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (10->5) |sky130_fd_pr__pfet_01v8_hvt (10->5) +sky130_fd_pr__nfet_01v8 (10->5) |sky130_fd_pr__nfet_01v8 (10->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311ai_2 |Circuit 2: sky130_fd_sc_hd__o311ai_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VNB |VNB +VPB |VPB +A3 |A3 +A1 |A1 +B1 |B1 +C1 |C1 +A2 |A2 +VGND |VGND +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311ai_2 and sky130_fd_sc_hd__o311ai_2 are equivalent. + +Class I9_sky130_fd_sc_hd__o32ai_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__o32ai_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__o32ai_4 |Circuit 2: sky130_fd_sc_hd__o32ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o32ai_4 |Circuit 2: sky130_fd_sc_hd__o32ai_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VGND |VGND +VNB |VNB +VPB |VPB +A3 |A3 +VPWR |VPWR +B1 |B1 +A2 |A2 +A1 |A1 +B2 |B2 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o32ai_4 and sky130_fd_sc_hd__o32ai_4 are equivalent. + +Class I9_sky130_fd_sc_hd__a41oi_4 (0): Merged 30 parallel devices. +Class sky130_fd_sc_hd__a41oi_4 (1): Merged 30 parallel devices. +Subcircuit summary: +Circuit 1: I9_sky130_fd_sc_hd__a41oi_4 |Circuit 2: sky130_fd_sc_hd__a41oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_01v8_hvt (20->5) |sky130_fd_pr__pfet_01v8_hvt (20->5) +sky130_fd_pr__nfet_01v8 (20->5) |sky130_fd_pr__nfet_01v8 (20->5) +Number of devices: 10 |Number of devices: 10 +Number of nets: 14 |Number of nets: 14 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a41oi_4 |Circuit 2: sky130_fd_sc_hd__a41oi_4 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +Y |Y +VPB |VPB +VNB |VNB +A1 |A1 +VGND |VGND +B1 |B1 +A3 |A3 +A4 |A4 +A2 |A2 +VPWR |VPWR +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a41oi_4 and sky130_fd_sc_hd__a41oi_4 are equivalent. + Class LO_sky130_fd_sc_hvl__buf_8 (0): Merged 18 parallel devices. Class sky130_fd_sc_hvl__buf_8 (1): Merged 18 parallel devices. Subcircuit summary: @@ -14351,7 +17158,6 @@ Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_6 in circuit mgmt_core_wr Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_3 in circuit mgmt_core_wrapper (0)(9728 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a211o_1 in circuit mgmt_core_wrapper (0)(529 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__mux2_1 in circuit mgmt_core_wrapper (0)(3149 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a211oi_2 in circuit mgmt_core_wrapper (0)(11 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o211a_1 in circuit mgmt_core_wrapper (0)(1013 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and4b_1 in circuit mgmt_core_wrapper (0)(46 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__buf_6 in circuit mgmt_core_wrapper (0)(1505 instances) @@ -14364,9 +17170,7 @@ Flattening unmatched subcell I9_sky130_fd_sc_hd__buf_4 in circuit mgmt_core_wrap Flattening unmatched subcell I9_sky130_fd_sc_hd__o31a_4 in circuit mgmt_core_wrapper (0)(13 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__dfxtp_1 in circuit mgmt_core_wrapper (0)(3482 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__dlygate4sd3_1 in circuit mgmt_core_wrapper (0)(499 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__dfxtp_2 in circuit mgmt_core_wrapper (0)(825 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_8 in circuit mgmt_core_wrapper (0)(252 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or4b_4 in circuit mgmt_core_wrapper (0)(35 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__buf_8 in circuit mgmt_core_wrapper (0)(470 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand2_1 in circuit mgmt_core_wrapper (0)(336 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a31o_1 in circuit mgmt_core_wrapper (0)(443 instances) @@ -14374,16 +17178,13 @@ Flattening unmatched subcell I9_sky130_fd_sc_hd__a21bo_1 in circuit mgmt_core_wr Flattening unmatched subcell I9_sky130_fd_sc_hd__o21a_2 in circuit mgmt_core_wrapper (0)(23 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and3_4 in circuit mgmt_core_wrapper (0)(41 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o21a_1 in circuit mgmt_core_wrapper (0)(303 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a211oi_4 in circuit mgmt_core_wrapper (0)(6 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o221a_1 in circuit mgmt_core_wrapper (0)(293 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o311a_1 in circuit mgmt_core_wrapper (0)(300 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a21o_1 in circuit mgmt_core_wrapper (0)(734 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a41o_1 in circuit mgmt_core_wrapper (0)(183 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a31oi_1 in circuit mgmt_core_wrapper (0)(39 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__dfxtp_4 in circuit mgmt_core_wrapper (0)(420 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a22o_1 in circuit mgmt_core_wrapper (0)(416 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and3_1 in circuit mgmt_core_wrapper (0)(313 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or3b_1 in circuit mgmt_core_wrapper (0)(156 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and3_2 in circuit mgmt_core_wrapper (0)(55 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o22a_1 in circuit mgmt_core_wrapper (0)(61 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a22o_2 in circuit mgmt_core_wrapper (0)(77 instances) @@ -14393,30 +17194,24 @@ Flattening unmatched subcell I9_sky130_fd_sc_hd__o21ai_1 in circuit mgmt_core_wr Flattening unmatched subcell I9_sky130_fd_sc_hd__and4_1 in circuit mgmt_core_wrapper (0)(151 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o21ai_2 in circuit mgmt_core_wrapper (0)(37 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o31a_1 in circuit mgmt_core_wrapper (0)(241 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a311oi_4 in circuit mgmt_core_wrapper (0)(29 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_4 in circuit mgmt_core_wrapper (0)(70 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__inv_2 in circuit mgmt_core_wrapper (0)(339 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a311o_1 in circuit mgmt_core_wrapper (0)(165 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__mux2_4 in circuit mgmt_core_wrapper (0)(23 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__mux4_1 in circuit mgmt_core_wrapper (0)(76 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and3b_4 in circuit mgmt_core_wrapper (0)(5 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a2111o_1 in circuit mgmt_core_wrapper (0)(19 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor4_1 in circuit mgmt_core_wrapper (0)(29 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o21ba_1 in circuit mgmt_core_wrapper (0)(146 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a31oi_4 in circuit mgmt_core_wrapper (0)(16 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand4_1 in circuit mgmt_core_wrapper (0)(45 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or4b_1 in circuit mgmt_core_wrapper (0)(168 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a211oi_1 in circuit mgmt_core_wrapper (0)(42 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3_1 in circuit mgmt_core_wrapper (0)(45 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor2_2 in circuit mgmt_core_wrapper (0)(38 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__or2_2 in circuit mgmt_core_wrapper (0)(19 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand2_8 in circuit mgmt_core_wrapper (0)(13 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a311oi_2 in circuit mgmt_core_wrapper (0)(5 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a221o_4 in circuit mgmt_core_wrapper (0)(45 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__clkinv_16 in circuit mgmt_core_wrapper (0)(6 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand3_1 in circuit mgmt_core_wrapper (0)(27 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a221o_2 in circuit mgmt_core_wrapper (0)(36 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or4b_2 in circuit mgmt_core_wrapper (0)(21 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand2_2 in circuit mgmt_core_wrapper (0)(42 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a2bb2o_1 in circuit mgmt_core_wrapper (0)(79 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a21boi_1 in circuit mgmt_core_wrapper (0)(18 instances) @@ -14424,36 +17219,24 @@ Flattening unmatched subcell I9_sky130_fd_sc_hd__a21oi_4 in circuit mgmt_core_wr Flattening unmatched subcell I9_sky130_fd_sc_hd__o21bai_1 in circuit mgmt_core_wrapper (0)(7 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o211a_2 in circuit mgmt_core_wrapper (0)(23 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a21oi_1 in circuit mgmt_core_wrapper (0)(299 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or4bb_1 in circuit mgmt_core_wrapper (0)(9 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a221oi_4 in circuit mgmt_core_wrapper (0)(17 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__mux2_2 in circuit mgmt_core_wrapper (0)(40 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or2_1 in circuit mgmt_core_wrapper (0)(204 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__clkinv_8 in circuit mgmt_core_wrapper (0)(10 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o211ai_1 in circuit mgmt_core_wrapper (0)(17 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__clkinv_4 in circuit mgmt_core_wrapper (0)(21 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a311oi_1 in circuit mgmt_core_wrapper (0)(29 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o2111ai_1 in circuit mgmt_core_wrapper (0)(22 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand2b_1 in circuit mgmt_core_wrapper (0)(65 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or4bb_4 in circuit mgmt_core_wrapper (0)(10 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and2_2 in circuit mgmt_core_wrapper (0)(12 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and4b_4 in circuit mgmt_core_wrapper (0)(29 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o2111a_1 in circuit mgmt_core_wrapper (0)(84 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a2bb2o_4 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__mux4_2 in circuit mgmt_core_wrapper (0)(18 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and4bb_1 in circuit mgmt_core_wrapper (0)(21 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__xnor2_1 in circuit mgmt_core_wrapper (0)(28 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and4_2 in circuit mgmt_core_wrapper (0)(34 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__nand4_4 in circuit mgmt_core_wrapper (0)(18 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_1 in circuit mgmt_core_wrapper (0)(101 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__buf_2 in circuit mgmt_core_wrapper (0)(29 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_2 in circuit mgmt_core_wrapper (0)(51 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__dlymetal6s2s_1 in circuit mgmt_core_wrapper (0)(25 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a31o_4 in circuit mgmt_core_wrapper (0)(17 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__xor2_1 in circuit mgmt_core_wrapper (0)(36 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and4_4 in circuit mgmt_core_wrapper (0)(32 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3_2 in circuit mgmt_core_wrapper (0)(17 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o32a_1 in circuit mgmt_core_wrapper (0)(27 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a22oi_4 in circuit mgmt_core_wrapper (0)(22 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor2_8 in circuit mgmt_core_wrapper (0)(12 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a31o_2 in circuit mgmt_core_wrapper (0)(39 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and2_4 in circuit mgmt_core_wrapper (0)(13 instances) @@ -14461,270 +17244,57 @@ Flattening unmatched subcell I9_sky130_fd_sc_hd__o2bb2a_1 in circuit mgmt_core_w Flattening unmatched subcell I9_sky130_fd_sc_hd__and3b_1 in circuit mgmt_core_wrapper (0)(67 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a2111oi_1 in circuit mgmt_core_wrapper (0)(7 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o2111ai_2 in circuit mgmt_core_wrapper (0)(7 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o22ai_4 in circuit mgmt_core_wrapper (0)(8 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a211o_4 in circuit mgmt_core_wrapper (0)(25 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a21oi_2 in circuit mgmt_core_wrapper (0)(22 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a32oi_2 in circuit mgmt_core_wrapper (0)(4 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and4b_2 in circuit mgmt_core_wrapper (0)(12 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a21o_4 in circuit mgmt_core_wrapper (0)(8 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o2bb2ai_4 in circuit mgmt_core_wrapper (0)(2 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or3b_2 in circuit mgmt_core_wrapper (0)(11 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or3b_4 in circuit mgmt_core_wrapper (0)(24 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or2_4 in circuit mgmt_core_wrapper (0)(26 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a2bb2o_2 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a22o_4 in circuit mgmt_core_wrapper (0)(47 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o31a_2 in circuit mgmt_core_wrapper (0)(22 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o311a_2 in circuit mgmt_core_wrapper (0)(6 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o211ai_4 in circuit mgmt_core_wrapper (0)(12 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and4bb_2 in circuit mgmt_core_wrapper (0)(11 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o41ai_4 in circuit mgmt_core_wrapper (0)(2 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o21ba_2 in circuit mgmt_core_wrapper (0)(3 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a31oi_2 in circuit mgmt_core_wrapper (0)(11 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a211o_2 in circuit mgmt_core_wrapper (0)(15 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a21o_2 in circuit mgmt_core_wrapper (0)(17 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand2_4 in circuit mgmt_core_wrapper (0)(20 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand3_2 in circuit mgmt_core_wrapper (0)(14 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand4_2 in circuit mgmt_core_wrapper (0)(25 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o311ai_1 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__nor4b_1 in circuit mgmt_core_wrapper (0)(2 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o31ai_1 in circuit mgmt_core_wrapper (0)(15 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor4_2 in circuit mgmt_core_wrapper (0)(14 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o22ai_1 in circuit mgmt_core_wrapper (0)(6 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o21bai_4 in circuit mgmt_core_wrapper (0)(2 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand2b_2 in circuit mgmt_core_wrapper (0)(6 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a22oi_1 in circuit mgmt_core_wrapper (0)(24 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__inv_6 in circuit mgmt_core_wrapper (0)(13 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o2111ai_4 in circuit mgmt_core_wrapper (0)(13 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor4_4 in circuit mgmt_core_wrapper (0)(18 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__inv_12 in circuit mgmt_core_wrapper (0)(14 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__clkinv_2 in circuit mgmt_core_wrapper (0)(44 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a21bo_2 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a41o_4 in circuit mgmt_core_wrapper (0)(2 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o311ai_4 in circuit mgmt_core_wrapper (0)(6 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o2111a_2 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a22oi_2 in circuit mgmt_core_wrapper (0)(8 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o21ai_4 in circuit mgmt_core_wrapper (0)(43 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o221ai_4 in circuit mgmt_core_wrapper (0)(12 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o2bb2a_4 in circuit mgmt_core_wrapper (0)(4 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand2b_4 in circuit mgmt_core_wrapper (0)(16 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__mux2_8 in circuit mgmt_core_wrapper (0)(6 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor2_4 in circuit mgmt_core_wrapper (0)(25 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a32o_4 in circuit mgmt_core_wrapper (0)(8 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a2111o_4 in circuit mgmt_core_wrapper (0)(4 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a311o_2 in circuit mgmt_core_wrapper (0)(6 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a311o_4 in circuit mgmt_core_wrapper (0)(5 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a221oi_1 in circuit mgmt_core_wrapper (0)(6 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o41a_4 in circuit mgmt_core_wrapper (0)(11 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o22a_2 in circuit mgmt_core_wrapper (0)(6 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o21bai_2 in circuit mgmt_core_wrapper (0)(5 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and2b_2 in circuit mgmt_core_wrapper (0)(6 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand4b_4 in circuit mgmt_core_wrapper (0)(3 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o2bb2ai_1 in circuit mgmt_core_wrapper (0)(11 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o41a_2 in circuit mgmt_core_wrapper (0)(9 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__conb_1 in circuit mgmt_core_wrapper (0)(11 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__xor2_4 in circuit mgmt_core_wrapper (0)(6 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__a32o_2 in circuit mgmt_core_wrapper (0)(8 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o211ai_2 in circuit mgmt_core_wrapper (0)(8 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and2b_4 in circuit mgmt_core_wrapper (0)(7 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__xor2_2 in circuit mgmt_core_wrapper (0)(13 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o221a_2 in circuit mgmt_core_wrapper (0)(1 instance) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand3b_1 in circuit mgmt_core_wrapper (0)(12 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o22a_4 in circuit mgmt_core_wrapper (0)(3 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a2bb2oi_2 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a2bb2oi_4 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a41o_2 in circuit mgmt_core_wrapper (0)(4 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o221ai_1 in circuit mgmt_core_wrapper (0)(8 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__inv_4 in circuit mgmt_core_wrapper (0)(6 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a221oi_2 in circuit mgmt_core_wrapper (0)(7 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__o2bb2a_2 in circuit mgmt_core_wrapper (0)(4 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a41oi_2 in circuit mgmt_core_wrapper (0)(2 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand4b_1 in circuit mgmt_core_wrapper (0)(2 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__inv_8 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o22ai_2 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a2bb2oi_1 in circuit mgmt_core_wrapper (0)(3 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3_4 in circuit mgmt_core_wrapper (0)(4 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3b_2 in circuit mgmt_core_wrapper (0)(3 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__nor4b_4 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o32ai_1 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and4bb_4 in circuit mgmt_core_wrapper (0)(14 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand3b_2 in circuit mgmt_core_wrapper (0)(12 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__and3b_2 in circuit mgmt_core_wrapper (0)(3 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3b_4 in circuit mgmt_core_wrapper (0)(2 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o32ai_2 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_RAM128 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__ebufn_4 in circuit mgmt_core_wrapper (0)(4224 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__diode_2 in circuit mgmt_core_wrapper (0)(6586 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_4 in circuit mgmt_core_wrapper (0)(153 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__dlclkp_1 in circuit mgmt_core_wrapper (0)(512 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__dlxtp_1 in circuit mgmt_core_wrapper (0)(4096 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and4bb_2 in circuit mgmt_core_wrapper (0)(48 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_8 in circuit mgmt_core_wrapper (0)(500 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__dfxtp_1 in circuit mgmt_core_wrapper (0)(128 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__inv_1 in circuit mgmt_core_wrapper (0)(1024 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and2_1 in circuit mgmt_core_wrapper (0)(512 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_6 in circuit mgmt_core_wrapper (0)(498 instances) -Flattening unmatched subcell I9_sky130_ef_sc_hd__decap_12 in circuit mgmt_core_wrapper (0)(69 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_3 in circuit mgmt_core_wrapper (0)(874 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_4 in circuit mgmt_core_wrapper (0)(762 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_2 in circuit mgmt_core_wrapper (0)(348 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_16 in circuit mgmt_core_wrapper (0)(160 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and4b_2 in circuit mgmt_core_wrapper (0)(48 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__mux4_1 in circuit mgmt_core_wrapper (0)(32 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__conb_1 in circuit mgmt_core_wrapper (0)(16 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and4_2 in circuit mgmt_core_wrapper (0)(16 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__nor4b_2 in circuit mgmt_core_wrapper (0)(16 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3b_2 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and3b_2 in circuit mgmt_core_wrapper (0)(10 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and3_2 in circuit mgmt_core_wrapper (0)(5 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand3_4 in circuit mgmt_core_wrapper (0)(9 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__xnor2_4 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a2111oi_4 in circuit mgmt_core_wrapper (0)(1 instance) Flattening unmatched subcell I9_sky130_fd_sc_hd__o21a_4 in circuit mgmt_core_wrapper (0)(7 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__nand3b_4 in circuit mgmt_core_wrapper (0)(4 instances) Flattening unmatched subcell I9_sky130_fd_sc_hd__xnor2_2 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o2111a_4 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o211a_4 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o41ai_1 in circuit mgmt_core_wrapper (0)(5 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o31ai_4 in circuit mgmt_core_wrapper (0)(6 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a32oi_4 in circuit mgmt_core_wrapper (0)(2 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__or4bb_2 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o311a_4 in circuit mgmt_core_wrapper (0)(2 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a32oi_1 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a21boi_4 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_RAM256 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and2_1 in circuit mgmt_core_wrapper (0)(1024 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__dlxtp_1 in circuit mgmt_core_wrapper (0)(8192 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__diode_2 in circuit mgmt_core_wrapper (0)(12955 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__ebufn_4 in circuit mgmt_core_wrapper (0)(8448 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_4 in circuit mgmt_core_wrapper (0)(2049 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_6 in circuit mgmt_core_wrapper (0)(1564 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__dlclkp_1 in circuit mgmt_core_wrapper (0)(1024 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_8 in circuit mgmt_core_wrapper (0)(1381 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and4_2 in circuit mgmt_core_wrapper (0)(32 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_2 in circuit mgmt_core_wrapper (0)(700 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__inv_1 in circuit mgmt_core_wrapper (0)(2048 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__dfxtp_1 in circuit mgmt_core_wrapper (0)(256 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__decap_3 in circuit mgmt_core_wrapper (0)(1867 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__mux4_1 in circuit mgmt_core_wrapper (0)(64 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_4 in circuit mgmt_core_wrapper (0)(306 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and3b_2 in circuit mgmt_core_wrapper (0)(20 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and4bb_2 in circuit mgmt_core_wrapper (0)(96 instances) -Flattening unmatched subcell I9_sky130_ef_sc_hd__decap_12 in circuit mgmt_core_wrapper (0)(254 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__clkbuf_16 in circuit mgmt_core_wrapper (0)(320 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__nor4b_2 in circuit mgmt_core_wrapper (0)(32 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and4b_2 in circuit mgmt_core_wrapper (0)(96 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and3_2 in circuit mgmt_core_wrapper (0)(10 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__mux2_1 in circuit mgmt_core_wrapper (0)(32 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__conb_1 in circuit mgmt_core_wrapper (0)(32 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3b_2 in circuit mgmt_core_wrapper (0)(10 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and2b_2 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__and2_2 in circuit mgmt_core_wrapper (0)(1 instance) Flattening unmatched subcell I9_sky130_fd_sc_hd__o31ai_2 in circuit mgmt_core_wrapper (0)(4 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o2bb2ai_2 in circuit mgmt_core_wrapper (0)(3 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a2111oi_2 in circuit mgmt_core_wrapper (0)(3 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o311ai_2 in circuit mgmt_core_wrapper (0)(1 instance) Flattening unmatched subcell I9_sky130_fd_sc_hd__nor3b_1 in circuit mgmt_core_wrapper (0)(4 instances) -Flattening unmatched subcell I9_sky130_fd_sc_hd__o32ai_4 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell I9_sky130_fd_sc_hd__a41oi_4 in circuit mgmt_core_wrapper (0)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__clkinv_16 in circuit mgmt_core_wrapper (1)(6 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a31o_4 in circuit mgmt_core_wrapper (1)(17 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a221oi_4 in circuit mgmt_core_wrapper (1)(17 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a221oi_2 in circuit mgmt_core_wrapper (1)(7 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o41ai_4 in circuit mgmt_core_wrapper (1)(2 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a22oi_1 in circuit mgmt_core_wrapper (1)(24 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or3b_1 in circuit mgmt_core_wrapper (1)(156 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a22oi_4 in circuit mgmt_core_wrapper (1)(22 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a22oi_2 in circuit mgmt_core_wrapper (1)(8 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or2_4 in circuit mgmt_core_wrapper (1)(26 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a22o_4 in circuit mgmt_core_wrapper (1)(47 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o2111ai_4 in circuit mgmt_core_wrapper (1)(13 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or4b_1 in circuit mgmt_core_wrapper (1)(168 instances) -Flattening unmatched subcell sky130_fd_sc_hd__nor3b_4 in circuit mgmt_core_wrapper (1)(2 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o22ai_4 in circuit mgmt_core_wrapper (1)(8 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o21bai_4 in circuit mgmt_core_wrapper (1)(2 instances) -Flattening unmatched subcell sky130_fd_sc_hd__nand4_4 in circuit mgmt_core_wrapper (1)(18 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or2_1 in circuit mgmt_core_wrapper (1)(204 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or4bb_1 in circuit mgmt_core_wrapper (1)(9 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or4b_2 in circuit mgmt_core_wrapper (1)(21 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or3b_4 in circuit mgmt_core_wrapper (1)(24 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a311oi_4 in circuit mgmt_core_wrapper (1)(29 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a311o_4 in circuit mgmt_core_wrapper (1)(5 instances) -Flattening unmatched subcell sky130_fd_sc_hd__mux4_1 in circuit mgmt_core_wrapper (1)(76 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o2bb2ai_4 in circuit mgmt_core_wrapper (1)(2 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o211ai_2 in circuit mgmt_core_wrapper (1)(8 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o211a_4 in circuit mgmt_core_wrapper (1)(5 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a211oi_4 in circuit mgmt_core_wrapper (1)(6 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o211ai_1 in circuit mgmt_core_wrapper (1)(17 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o221ai_4 in circuit mgmt_core_wrapper (1)(12 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o22ai_1 in circuit mgmt_core_wrapper (1)(6 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a211oi_1 in circuit mgmt_core_wrapper (1)(42 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a2bb2o_2 in circuit mgmt_core_wrapper (1)(5 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a2bb2oi_4 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__a211oi_2 in circuit mgmt_core_wrapper (1)(11 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o221ai_1 in circuit mgmt_core_wrapper (1)(8 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o311ai_1 in circuit mgmt_core_wrapper (1)(5 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a31oi_2 in circuit mgmt_core_wrapper (1)(11 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o311ai_4 in circuit mgmt_core_wrapper (1)(6 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o31ai_4 in circuit mgmt_core_wrapper (1)(6 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a2bb2oi_2 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__a311oi_1 in circuit mgmt_core_wrapper (1)(29 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a2bb2oi_1 in circuit mgmt_core_wrapper (1)(3 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o21bai_2 in circuit mgmt_core_wrapper (1)(5 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o311ai_2 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__o2bb2a_4 in circuit mgmt_core_wrapper (1)(4 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a32oi_2 in circuit mgmt_core_wrapper (1)(4 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a32oi_1 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__or4b_4 in circuit mgmt_core_wrapper (1)(35 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or3b_2 in circuit mgmt_core_wrapper (1)(11 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a2bb2o_4 in circuit mgmt_core_wrapper (1)(5 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o311a_2 in circuit mgmt_core_wrapper (1)(6 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o41a_2 in circuit mgmt_core_wrapper (1)(9 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o41a_4 in circuit mgmt_core_wrapper (1)(11 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a32o_4 in circuit mgmt_core_wrapper (1)(8 instances) -Flattening unmatched subcell sky130_fd_sc_hd__and4bb_4 in circuit mgmt_core_wrapper (1)(14 instances) -Flattening unmatched subcell sky130_fd_sc_hd__and4_4 in circuit mgmt_core_wrapper (1)(32 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a32oi_4 in circuit mgmt_core_wrapper (1)(2 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o22a_4 in circuit mgmt_core_wrapper (1)(3 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or4bb_4 in circuit mgmt_core_wrapper (1)(10 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o41ai_1 in circuit mgmt_core_wrapper (1)(5 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o2111a_4 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__a311o_2 in circuit mgmt_core_wrapper (1)(6 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o311a_4 in circuit mgmt_core_wrapper (1)(2 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a41oi_2 in circuit mgmt_core_wrapper (1)(2 instances) -Flattening unmatched subcell sky130_fd_sc_hd__nor4b_4 in circuit mgmt_core_wrapper (1)(5 instances) -Flattening unmatched subcell sky130_fd_sc_hd__or4bb_2 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__xor2_4 in circuit mgmt_core_wrapper (1)(6 instances) -Flattening unmatched subcell sky130_fd_sc_hd__xnor2_4 in circuit mgmt_core_wrapper (1)(5 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o2bb2ai_2 in circuit mgmt_core_wrapper (1)(3 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o22ai_2 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__o32ai_4 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__a2111oi_4 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__mux4_2 in circuit mgmt_core_wrapper (1)(18 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a41o_4 in circuit mgmt_core_wrapper (1)(2 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a2111oi_2 in circuit mgmt_core_wrapper (1)(3 instances) -Flattening unmatched subcell sky130_fd_sc_hd__nor4b_1 in circuit mgmt_core_wrapper (1)(2 instances) -Flattening unmatched subcell sky130_fd_sc_hd__a21boi_4 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__a41o_2 in circuit mgmt_core_wrapper (1)(4 instances) -Flattening unmatched subcell sky130_fd_sc_hd__o32ai_1 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__a21bo_2 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__o32ai_2 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__a41oi_4 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__dfxtp_2 in circuit mgmt_core_wrapper (1)(825 instances) -Flattening unmatched subcell sky130_fd_sc_hd__dfxtp_4 in circuit mgmt_core_wrapper (1)(420 instances) -Flattening unmatched subcell RAM128 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__ebufn_4 in circuit mgmt_core_wrapper (1)(4224 instances) -Flattening unmatched subcell sky130_fd_sc_hd__nor4b_2 in circuit mgmt_core_wrapper (1)(16 instances) -Flattening unmatched subcell sky130_fd_sc_hd__dlxtp_1 in circuit mgmt_core_wrapper (1)(4096 instances) -Flattening unmatched subcell sky130_fd_sc_hd__inv_1 in circuit mgmt_core_wrapper (1)(1024 instances) -Flattening unmatched subcell sky130_fd_sc_hd__dlclkp_1 in circuit mgmt_core_wrapper (1)(512 instances) -Flattening unmatched subcell sky130_fd_sc_hd__mux4_1 in circuit mgmt_core_wrapper (1)(32 instances) -Flattening unmatched subcell RAM256 in circuit mgmt_core_wrapper (1)(1 instance) -Flattening unmatched subcell sky130_fd_sc_hd__ebufn_4 in circuit mgmt_core_wrapper (1)(8448 instances) -Flattening unmatched subcell sky130_fd_sc_hd__nor4b_2 in circuit mgmt_core_wrapper (1)(32 instances) -Flattening unmatched subcell sky130_fd_sc_hd__dlxtp_1 in circuit mgmt_core_wrapper (1)(8192 instances) -Flattening unmatched subcell sky130_fd_sc_hd__inv_1 in circuit mgmt_core_wrapper (1)(2048 instances) -Flattening unmatched subcell sky130_fd_sc_hd__dlclkp_1 in circuit mgmt_core_wrapper (1)(1024 instances) -Flattening unmatched subcell sky130_fd_sc_hd__mux4_1 in circuit mgmt_core_wrapper (1)(64 instances) Cell mgmt_core_wrapper (0) disconnected node: flash_io0_di Cell mgmt_core_wrapper (0) disconnected node: flash_io2_di @@ -14886,8 +17456,8 @@ Cell mgmt_core_wrapper (0) disconnected node: flash_io3_di Cell mgmt_core_wrapper (1) disconnected node: flash_io0_di Cell mgmt_core_wrapper (1) disconnected node: flash_io2_di Cell mgmt_core_wrapper (1) disconnected node: flash_io3_di -Class mgmt_core_wrapper (0): Merged 494133 parallel devices. -Class mgmt_core_wrapper (1): Merged 379217 parallel devices. +Class mgmt_core_wrapper (0): Merged 269395 parallel devices. +Class mgmt_core_wrapper (1): Merged 177465 parallel devices. Cell mgmt_core_wrapper (0) disconnected node: flash_io0_di Cell mgmt_core_wrapper (0) disconnected node: flash_io2_di Cell mgmt_core_wrapper (0) disconnected node: flash_io3_di @@ -14897,16 +17467,103 @@ Cell mgmt_core_wrapper (1) disconnected node: flash_io3_di Subcircuit summary: Circuit 1: mgmt_core_wrapper |Circuit 2: mgmt_core_wrapper --------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- -sky130_fd_pr__pfet_01v8_hvt (555160->333746) |sky130_fd_pr__pfet_01v8_hvt (555160->333746) -sky130_fd_pr__nfet_01v8 (554986->333867) |sky130_fd_pr__nfet_01v8 (554962->333867) -sky130_fd_pr__diode_pw2nd_05v5 (62171->10628) |sky130_fd_pr__diode_pw2nd_05v5 (62171->10628) -sky130_fd_pr__res_generic_po (118->61) |sky130_fd_pr__res_generic_po (118->61) -Number of devices: 678302 |Number of devices: 678302 -Number of nets: 351741 |Number of nets: 351741 +sky130_fd_pr__pfet_01v8_hvt (232527->114718) |sky130_fd_pr__pfet_01v8_hvt (232527->114718) +sky130_fd_pr__nfet_01v8 (232401->114812) |sky130_fd_pr__nfet_01v8 (232377->114812) +sky130_fd_pr__diode_pw2nd_05v5 (42630->8642) |sky130_fd_pr__diode_pw2nd_05v5 (42630->8642) +I9_sky130_fd_sc_hd__a211oi_2 (11) |sky130_fd_sc_hd__a211oi_2 (11) +I9_sky130_fd_sc_hd__dfxtp_2 (825) |sky130_fd_sc_hd__dfxtp_2 (825) +I9_sky130_fd_sc_hd__or4b_4 (35) |sky130_fd_sc_hd__or4b_4 (35) +I9_sky130_fd_sc_hd__a211oi_4 (6) |sky130_fd_sc_hd__a211oi_4 (6) +I9_sky130_fd_sc_hd__dfxtp_4 (420) |sky130_fd_sc_hd__dfxtp_4 (420) +I9_sky130_fd_sc_hd__or3b_1 (156) |sky130_fd_sc_hd__or3b_1 (156) +I9_sky130_fd_sc_hd__a311oi_4 (29) |sky130_fd_sc_hd__a311oi_4 (29) +I9_sky130_fd_sc_hd__mux4_1 (76) |sky130_fd_sc_hd__mux4_1 (76) +I9_sky130_fd_sc_hd__or4b_1 (168) |sky130_fd_sc_hd__or4b_1 (168) +I9_sky130_fd_sc_hd__a211oi_1 (42) |sky130_fd_sc_hd__a211oi_1 (42) +I9_sky130_fd_sc_hd__clkinv_16 (6) |sky130_fd_sc_hd__clkinv_16 (6) +I9_sky130_fd_sc_hd__or4b_2 (21) |sky130_fd_sc_hd__or4b_2 (21) +I9_sky130_fd_sc_hd__or4bb_1 (9) |sky130_fd_sc_hd__or4bb_1 (9) +I9_sky130_fd_sc_hd__a221oi_4 (17) |sky130_fd_sc_hd__a221oi_4 (17) +I9_sky130_fd_sc_hd__or2_1 (204) |sky130_fd_sc_hd__or2_1 (204) +I9_sky130_fd_sc_hd__o211ai_1 (17) |sky130_fd_sc_hd__o211ai_1 (17) +I9_sky130_fd_sc_hd__a311oi_1 (29) |sky130_fd_sc_hd__a311oi_1 (29) +I9_sky130_fd_sc_hd__or4bb_4 (10) |sky130_fd_sc_hd__or4bb_4 (10) +I9_sky130_fd_sc_hd__a2bb2o_4 (5) |sky130_fd_sc_hd__a2bb2o_4 (5) +I9_sky130_fd_sc_hd__mux4_2 (18) |sky130_fd_sc_hd__mux4_2 (18) +I9_sky130_fd_sc_hd__nand4_4 (18) |sky130_fd_sc_hd__nand4_4 (18) +I9_sky130_fd_sc_hd__a31o_4 (17) |sky130_fd_sc_hd__a31o_4 (17) +I9_sky130_fd_sc_hd__and4_4 (32) |sky130_fd_sc_hd__and4_4 (32) +I9_sky130_fd_sc_hd__a22oi_4 (22) |sky130_fd_sc_hd__a22oi_4 (22) +I9_sky130_fd_sc_hd__o22ai_4 (8) |sky130_fd_sc_hd__o22ai_4 (8) +I9_sky130_fd_sc_hd__a32oi_2 (4) |sky130_fd_sc_hd__a32oi_2 (4) +I9_sky130_fd_sc_hd__o2bb2ai_4 (2) |sky130_fd_sc_hd__o2bb2ai_4 (2) +I9_sky130_fd_sc_hd__or3b_2 (11) |sky130_fd_sc_hd__or3b_2 (11) +I9_sky130_fd_sc_hd__or3b_4 (24) |sky130_fd_sc_hd__or3b_4 (24) +I9_sky130_fd_sc_hd__or2_4 (26) |sky130_fd_sc_hd__or2_4 (26) +I9_sky130_fd_sc_hd__a2bb2o_2 (5) |sky130_fd_sc_hd__a2bb2o_2 (5) +I9_sky130_fd_sc_hd__a22o_4 (47) |sky130_fd_sc_hd__a22o_4 (47) +I9_sky130_fd_sc_hd__o311a_2 (6) |sky130_fd_sc_hd__o311a_2 (6) +I9_sky130_fd_sc_hd__o41ai_4 (2) |sky130_fd_sc_hd__o41ai_4 (2) +I9_sky130_fd_sc_hd__a31oi_2 (11) |sky130_fd_sc_hd__a31oi_2 (11) +I9_sky130_fd_sc_hd__o311ai_1 (5) |sky130_fd_sc_hd__o311ai_1 (5) +I9_sky130_fd_sc_hd__nor4b_1 (2) |sky130_fd_sc_hd__nor4b_1 (2) +I9_sky130_fd_sc_hd__o22ai_1 (6) |sky130_fd_sc_hd__o22ai_1 (6) +I9_sky130_fd_sc_hd__o21bai_4 (2) |sky130_fd_sc_hd__o21bai_4 (2) +I9_sky130_fd_sc_hd__a22oi_1 (24) |sky130_fd_sc_hd__a22oi_1 (24) +I9_sky130_fd_sc_hd__o2111ai_4 (13) |sky130_fd_sc_hd__o2111ai_4 (13) +I9_sky130_fd_sc_hd__a21bo_2 (1) |sky130_fd_sc_hd__a21bo_2 (1) +I9_sky130_fd_sc_hd__a41o_4 (2) |sky130_fd_sc_hd__a41o_4 (2) +I9_sky130_fd_sc_hd__o311ai_4 (6) |sky130_fd_sc_hd__o311ai_4 (6) +I9_sky130_fd_sc_hd__a22oi_2 (8) |sky130_fd_sc_hd__a22oi_2 (8) +I9_sky130_fd_sc_hd__o221ai_4 (12) |sky130_fd_sc_hd__o221ai_4 (12) +I9_sky130_fd_sc_hd__o2bb2a_4 (4) |sky130_fd_sc_hd__o2bb2a_4 (4) +I9_sky130_fd_sc_hd__a32o_4 (8) |sky130_fd_sc_hd__a32o_4 (8) +I9_sky130_fd_sc_hd__a311o_2 (6) |sky130_fd_sc_hd__a311o_2 (6) +I9_sky130_fd_sc_hd__a311o_4 (5) |sky130_fd_sc_hd__a311o_4 (5) +I9_sky130_fd_sc_hd__o41a_4 (11) |sky130_fd_sc_hd__o41a_4 (11) +I9_sky130_fd_sc_hd__o21bai_2 (5) |sky130_fd_sc_hd__o21bai_2 (5) +I9_sky130_fd_sc_hd__o41a_2 (9) |sky130_fd_sc_hd__o41a_2 (9) +sky130_fd_pr__res_generic_po (22->13) |sky130_fd_pr__res_generic_po (22->13) +I9_sky130_fd_sc_hd__xor2_4 (6) |sky130_fd_sc_hd__xor2_4 (6) +I9_sky130_fd_sc_hd__o211ai_2 (8) |sky130_fd_sc_hd__o211ai_2 (8) +I9_sky130_fd_sc_hd__o22a_4 (3) |sky130_fd_sc_hd__o22a_4 (3) +I9_sky130_fd_sc_hd__a2bb2oi_2 (1) |sky130_fd_sc_hd__a2bb2oi_2 (1) +I9_sky130_fd_sc_hd__a2bb2oi_4 (1) |sky130_fd_sc_hd__a2bb2oi_4 (1) +I9_sky130_fd_sc_hd__a41o_2 (4) |sky130_fd_sc_hd__a41o_2 (4) +I9_sky130_fd_sc_hd__o221ai_1 (8) |sky130_fd_sc_hd__o221ai_1 (8) +I9_sky130_fd_sc_hd__a221oi_2 (7) |sky130_fd_sc_hd__a221oi_2 (7) +I9_sky130_fd_sc_hd__a41oi_2 (2) |sky130_fd_sc_hd__a41oi_2 (2) +I9_sky130_fd_sc_hd__o22ai_2 (1) |sky130_fd_sc_hd__o22ai_2 (1) +I9_sky130_fd_sc_hd__a2bb2oi_1 (3) |sky130_fd_sc_hd__a2bb2oi_1 (3) +I9_sky130_fd_sc_hd__nor4b_4 (5) |sky130_fd_sc_hd__nor4b_4 (5) +I9_sky130_fd_sc_hd__o32ai_1 (1) |sky130_fd_sc_hd__o32ai_1 (1) +I9_sky130_fd_sc_hd__and4bb_4 (14) |sky130_fd_sc_hd__and4bb_4 (14) +I9_sky130_fd_sc_hd__nor3b_4 (2) |sky130_fd_sc_hd__nor3b_4 (2) +I9_sky130_fd_sc_hd__o32ai_2 (1) |sky130_fd_sc_hd__o32ai_2 (1) +I9_RAM128 (1) |RAM128 (1) +I9_sky130_fd_sc_hd__xnor2_4 (5) |sky130_fd_sc_hd__xnor2_4 (5) +I9_sky130_fd_sc_hd__a2111oi_4 (1) |sky130_fd_sc_hd__a2111oi_4 (1) +I9_sky130_fd_sc_hd__o2111a_4 (1) |sky130_fd_sc_hd__o2111a_4 (1) +I9_sky130_fd_sc_hd__o211a_4 (5) |sky130_fd_sc_hd__o211a_4 (5) +I9_sky130_fd_sc_hd__o41ai_1 (5) |sky130_fd_sc_hd__o41ai_1 (5) +I9_sky130_fd_sc_hd__o31ai_4 (6) |sky130_fd_sc_hd__o31ai_4 (6) +I9_sky130_fd_sc_hd__a32oi_4 (2) |sky130_fd_sc_hd__a32oi_4 (2) +I9_sky130_fd_sc_hd__or4bb_2 (1) |sky130_fd_sc_hd__or4bb_2 (1) +I9_sky130_fd_sc_hd__o311a_4 (2) |sky130_fd_sc_hd__o311a_4 (2) +I9_sky130_fd_sc_hd__a32oi_1 (1) |sky130_fd_sc_hd__a32oi_1 (1) +I9_sky130_fd_sc_hd__a21boi_4 (1) |sky130_fd_sc_hd__a21boi_4 (1) +I9_RAM256 (1) |RAM256 (1) +I9_sky130_fd_sc_hd__o2bb2ai_2 (3) |sky130_fd_sc_hd__o2bb2ai_2 (3) +I9_sky130_fd_sc_hd__a2111oi_2 (3) |sky130_fd_sc_hd__a2111oi_2 (3) +I9_sky130_fd_sc_hd__o311ai_2 (1) |sky130_fd_sc_hd__o311ai_2 (1) +I9_sky130_fd_sc_hd__o32ai_4 (1) |sky130_fd_sc_hd__o32ai_4 (1) +I9_sky130_fd_sc_hd__a41oi_4 (1) |sky130_fd_sc_hd__a41oi_4 (1) +Number of devices: 240761 |Number of devices: 240761 +Number of nets: 120851 |Number of nets: 120851 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- Resolving symmetries by property value. Resolving symmetries by pin name. -Netlists match with 454 symmetries. +Netlists match with 297 symmetries. Subcircuit pins: Circuit 1: mgmt_core_wrapper |Circuit 2: mgmt_core_wrapper @@ -14922,492 +17579,8 @@ flash_io1_do flash_io3_oeb |flash_io3_oeb flash_io2_oeb |flash_io2_oeb flash_io1_oeb |flash_io1_oeb -mprj_adr_o[11] |mprj_adr_o[11] -mprj_adr_o[8] |mprj_adr_o[8] -mprj_adr_o[7] |mprj_adr_o[7] -mprj_adr_o[31] |mprj_adr_o[31] -mprj_adr_o[30] |mprj_adr_o[30] -mprj_adr_o[28] |mprj_adr_o[28] -mprj_adr_o[26] |mprj_adr_o[26] -mprj_we_o |mprj_we_o -la_output[87] |la_output[87] -la_output[85] |la_output[85] -la_output[75] |la_output[75] -la_output[84] |la_output[84] -la_output[83] |la_output[83] -la_output[73] |la_output[73] -la_output[81] |la_output[81] -la_output[57] |la_output[57] -la_output[47] |la_output[47] -la_output[9] |la_output[9] -la_output[11] |la_output[11] -la_output[23] |la_output[23] -la_output[21] |la_output[21] -la_output[29] |la_output[29] -la_output[19] |la_output[19] -la_output[18] |la_output[18] -la_output[16] |la_output[16] -la_output[15] |la_output[15] -mprj_adr_o[27] |mprj_adr_o[27] -mprj_adr_o[21] |mprj_adr_o[21] -mprj_adr_o[16] |mprj_adr_o[16] -mprj_adr_o[15] |mprj_adr_o[15] -mprj_adr_o[14] |mprj_adr_o[14] -mprj_dat_o[2] |mprj_dat_o[2] -mprj_dat_o[1] |mprj_dat_o[1] -mprj_dat_o[15] |mprj_dat_o[15] -mprj_adr_o[6] |mprj_adr_o[6] -spi_csb |spi_csb -mprj_adr_o[5] |mprj_adr_o[5] -mprj_adr_o[18] |mprj_adr_o[18] -mprj_adr_o[10] |mprj_adr_o[10] -la_output[99] |la_output[99] -la_output[55] |la_output[55] -la_output[39] |la_output[39] -la_output[35] |la_output[35] -la_output[42] |la_output[42] -mprj_dat_o[19] |mprj_dat_o[19] -mprj_dat_o[18] |mprj_dat_o[18] -mprj_dat_o[16] |mprj_dat_o[16] -la_output[113] |la_output[113] -la_output[8] |la_output[8] -la_output[10] |la_output[10] -la_output[4] |la_output[4] -mprj_adr_o[29] |mprj_adr_o[29] -mprj_adr_o[24] |mprj_adr_o[24] -mprj_adr_o[25] |mprj_adr_o[25] -mprj_adr_o[13] |mprj_adr_o[13] -mprj_adr_o[20] |mprj_adr_o[20] -mprj_adr_o[12] |mprj_adr_o[12] -mprj_wb_iena |mprj_wb_iena -mprj_adr_o[9] |mprj_adr_o[9] -mprj_adr_o[3] |mprj_adr_o[3] -mprj_adr_o[2] |mprj_adr_o[2] -mprj_adr_o[23] |mprj_adr_o[23] -mprj_adr_o[22] |mprj_adr_o[22] -mprj_adr_o[19] |mprj_adr_o[19] -mprj_adr_o[17] |mprj_adr_o[17] -la_output[97] |la_output[97] -la_output[7] |la_output[7] -la_output[91] |la_output[91] -la_output[89] |la_output[89] -la_output[90] |la_output[90] -la_output[88] |la_output[88] -la_output[78] |la_output[78] -la_output[77] |la_output[77] -la_output[69] |la_output[69] -la_output[66] |la_output[66] -la_output[65] |la_output[65] -la_output[67] |la_output[67] -la_output[64] |la_output[64] -la_output[82] |la_output[82] -la_output[72] |la_output[72] -la_output[74] |la_output[74] -la_output[71] |la_output[71] -la_output[70] |la_output[70] -la_output[79] |la_output[79] -la_output[93] |la_output[93] -la_output[92] |la_output[92] -la_output[51] |la_output[51] -la_output[49] |la_output[49] -la_output[38] |la_output[38] -la_output[41] |la_output[41] -la_output[50] |la_output[50] -la_output[59] |la_output[59] -la_output[68] |la_output[68] -la_output[86] |la_output[86] -la_output[76] |la_output[76] -la_output[46] |la_output[46] -la_output[45] |la_output[45] -la_output[34] |la_output[34] -la_output[43] |la_output[43] -la_output[53] |la_output[53] -la_output[52] |la_output[52] -la_output[58] |la_output[58] -la_output[56] |la_output[56] -la_output[61] |la_output[61] -la_output[80] |la_output[80] -la_output[60] |la_output[60] -la_output[123] |la_output[123] -la_output[108] |la_output[108] -la_output[40] |la_output[40] -la_output[37] |la_output[37] -la_output[32] |la_output[32] -la_output[33] |la_output[33] -la_output[111] |la_output[111] -la_output[110] |la_output[110] -la_output[109] |la_output[109] -la_output[107] |la_output[107] -la_output[103] |la_output[103] -la_output[95] |la_output[95] -la_output[98] |la_output[98] -la_output[94] |la_output[94] -la_output[104] |la_output[104] -la_output[100] |la_output[100] -la_output[106] |la_output[106] -la_output[105] |la_output[105] -la_output[101] |la_output[101] -la_output[96] |la_output[96] -la_output[102] |la_output[102] -la_output[0] |la_output[0] -la_output[14] |la_output[14] -la_output[13] |la_output[13] -la_output[22] |la_output[22] -la_output[12] |la_output[12] -la_output[31] |la_output[31] -la_output[30] |la_output[30] -la_output[20] |la_output[20] -la_output[2] |la_output[2] -la_output[1] |la_output[1] -la_output[48] |la_output[48] -la_output[28] |la_output[28] -la_output[27] |la_output[27] -la_output[17] |la_output[17] -la_output[36] |la_output[36] -la_output[26] |la_output[26] -la_output[25] |la_output[25] -la_output[54] |la_output[54] -la_output[44] |la_output[44] -la_output[24] |la_output[24] -la_output[63] |la_output[63] -la_output[62] |la_output[62] -la_output[5] |la_output[5] -la_output[6] |la_output[6] -la_output[3] |la_output[3] -uart_enabled |uart_enabled -la_oenb[90] |la_oenb[90] -la_oenb[14] |la_oenb[14] -la_oenb[62] |la_oenb[62] -la_oenb[52] |la_oenb[52] -la_oenb[50] |la_oenb[50] -la_oenb[36] |la_oenb[36] -la_oenb[34] |la_oenb[34] -la_oenb[33] |la_oenb[33] -la_oenb[10] |la_oenb[10] -la_oenb[100] |la_oenb[100] -la_iena[8] |la_iena[8] -la_iena[30] |la_iena[30] -la_iena[14] |la_iena[14] -la_iena[13] |la_iena[13] -la_iena[10] |la_iena[10] -la_oenb[127] |la_oenb[127] -la_oenb[126] |la_oenb[126] -la_oenb[125] |la_oenb[125] -la_oenb[122] |la_oenb[122] -la_oenb[117] |la_oenb[117] -la_oenb[120] |la_oenb[120] -la_oenb[116] |la_oenb[116] -la_iena[127] |la_iena[127] -la_iena[126] |la_iena[126] -la_iena[37] |la_iena[37] -la_iena[36] |la_iena[36] -la_iena[125] |la_iena[125] -la_iena[124] |la_iena[124] -la_iena[122] |la_iena[122] -la_iena[116] |la_iena[116] -la_iena[115] |la_iena[115] -la_iena[113] |la_iena[113] -la_iena[107] |la_iena[107] -la_iena[105] |la_iena[105] -la_iena[103] |la_iena[103] -la_iena[0] |la_iena[0] -la_oenb[61] |la_oenb[61] -la_oenb[60] |la_oenb[60] -la_oenb[58] |la_oenb[58] -la_oenb[56] |la_oenb[56] -la_oenb[54] |la_oenb[54] -la_oenb[53] |la_oenb[53] -la_oenb[47] |la_oenb[47] -la_oenb[57] |la_oenb[57] -la_oenb[45] |la_oenb[45] -la_oenb[43] |la_oenb[43] -la_oenb[41] |la_oenb[41] -la_oenb[39] |la_oenb[39] -la_oenb[38] |la_oenb[38] -la_oenb[37] |la_oenb[37] -la_oenb[35] |la_oenb[35] -la_oenb[32] |la_oenb[32] -mprj_cyc_o |mprj_cyc_o -flash_clk |flash_clk -mprj_sel_o[3] |mprj_sel_o[3] -mprj_sel_o[1] |mprj_sel_o[1] -mprj_sel_o[0] |mprj_sel_o[0] -mprj_stb_o |mprj_stb_o -hk_stb_o |hk_stb_o -mprj_dat_o[26] |mprj_dat_o[26] -mprj_dat_o[27] |mprj_dat_o[27] -mprj_dat_o[23] |mprj_dat_o[23] -gpio_mode1_pad |gpio_mode1_pad -user_irq_ena[2] |user_irq_ena[2] -user_irq_ena[0] |user_irq_ena[0] -user_irq_ena[1] |user_irq_ena[1] -mprj_sel_o[2] |mprj_sel_o[2] -mprj_dat_o[5] |mprj_dat_o[5] -mprj_dat_o[30] |mprj_dat_o[30] -la_output[112] |la_output[112] -gpio_out_pad |gpio_out_pad -gpio_mode0_pad |gpio_mode0_pad -debug_oeb |debug_oeb -debug_mode |debug_mode -spi_enabled |spi_enabled -mprj_dat_o[20] |mprj_dat_o[20] -mprj_dat_o[22] |mprj_dat_o[22] -mprj_dat_o[29] |mprj_dat_o[29] -mprj_dat_o[17] |mprj_dat_o[17] -mprj_dat_o[24] |mprj_dat_o[24] -mprj_dat_o[21] |mprj_dat_o[21] -mprj_dat_o[12] |mprj_dat_o[12] -mprj_dat_o[10] |mprj_dat_o[10] -mprj_dat_o[8] |mprj_dat_o[8] -mprj_dat_o[11] |mprj_dat_o[11] -mprj_dat_o[9] |mprj_dat_o[9] -mprj_dat_o[7] |mprj_dat_o[7] -mprj_dat_o[25] |mprj_dat_o[25] -mprj_dat_o[14] |mprj_dat_o[14] -mprj_dat_o[4] |mprj_dat_o[4] -mprj_dat_o[3] |mprj_dat_o[3] -mprj_dat_o[0] |mprj_dat_o[0] -mprj_dat_o[28] |mprj_dat_o[28] -mprj_dat_o[6] |mprj_dat_o[6] -mprj_dat_o[13] |mprj_dat_o[13] -la_output[124] |la_output[124] -la_output[120] |la_output[120] -la_output[126] |la_output[126] -spi_sdo |spi_sdo -rstb_l_out |rstb_l_out -porb_h_out |porb_h_out -spi_sck |spi_sck -serial_resetn_out |serial_resetn_out -serial_clock_out |serial_clock_out -serial_load_out |serial_load_out -serial_data_2_out |serial_data_2_out -la_output[118] |la_output[118] -la_output[127] |la_output[127] -la_output[125] |la_output[125] -la_output[115] |la_output[115] -la_output[121] |la_output[121] -la_output[116] |la_output[116] -la_output[117] |la_output[117] -la_output[114] |la_output[114] -la_output[122] |la_output[122] -mprj_adr_o[4] |mprj_adr_o[4] -mprj_dat_o[31] |mprj_dat_o[31] -la_output[119] |la_output[119] -la_oenb[55] |la_oenb[55] -hk_cyc_o |hk_cyc_o -gpio_outenb_pad |gpio_outenb_pad -ser_tx |ser_tx -la_oenb[49] |la_oenb[49] -gpio_inenb_pad |gpio_inenb_pad -la_oenb[63] |la_oenb[63] -la_oenb[59] |la_oenb[59] -la_oenb[51] |la_oenb[51] -spi_sdoenb |spi_sdoenb -la_oenb[99] |la_oenb[99] -la_oenb[124] |la_oenb[124] -la_oenb[102] |la_oenb[102] -la_iena[3] |la_iena[3] -la_oenb[1] |la_oenb[1] -la_oenb[2] |la_oenb[2] -la_oenb[108] |la_oenb[108] -la_oenb[97] |la_oenb[97] -la_iena[96] |la_iena[96] -la_iena[117] |la_iena[117] -la_iena[95] |la_iena[95] -la_iena[91] |la_iena[91] -la_iena[89] |la_iena[89] -la_iena[90] |la_iena[90] -la_iena[88] |la_iena[88] -la_iena[87] |la_iena[87] -la_iena[85] |la_iena[85] -la_iena[76] |la_iena[76] -la_iena[73] |la_iena[73] -la_iena[68] |la_iena[68] -la_iena[67] |la_iena[67] -la_iena[65] |la_iena[65] -la_iena[64] |la_iena[64] -la_iena[57] |la_iena[57] -la_iena[54] |la_iena[54] -la_iena[53] |la_iena[53] -la_iena[51] |la_iena[51] -la_iena[48] |la_iena[48] -la_iena[42] |la_iena[42] -la_iena[39] |la_iena[39] -la_iena[38] |la_iena[38] -la_iena[27] |la_iena[27] -la_iena[26] |la_iena[26] -la_iena[20] |la_iena[20] -la_iena[16] |la_iena[16] -la_iena[112] |la_iena[112] -la_iena[108] |la_iena[108] -la_oenb[44] |la_oenb[44] -la_oenb[42] |la_oenb[42] -la_oenb[29] |la_oenb[29] -la_oenb[24] |la_oenb[24] -la_oenb[17] |la_oenb[17] -la_oenb[91] |la_oenb[91] -la_oenb[85] |la_oenb[85] -la_oenb[88] |la_oenb[88] -la_oenb[84] |la_oenb[84] -la_oenb[81] |la_oenb[81] -la_oenb[83] |la_oenb[83] -la_oenb[77] |la_oenb[77] -la_oenb[75] |la_oenb[75] -la_oenb[74] |la_oenb[74] -la_oenb[73] |la_oenb[73] -la_oenb[71] |la_oenb[71] -la_oenb[70] |la_oenb[70] -la_oenb[66] |la_oenb[66] -la_oenb[68] |la_oenb[68] -la_oenb[65] |la_oenb[65] -la_oenb[64] |la_oenb[64] -la_oenb[86] |la_oenb[86] -la_oenb[48] |la_oenb[48] -la_oenb[27] |la_oenb[27] -la_oenb[26] |la_oenb[26] -la_oenb[23] |la_oenb[23] -la_oenb[20] |la_oenb[20] -la_iena[19] |la_iena[19] -la_iena[17] |la_iena[17] -la_oenb[31] |la_oenb[31] -la_iena[7] |la_iena[7] -la_oenb[118] |la_oenb[118] -la_oenb[112] |la_oenb[112] -la_oenb[4] |la_oenb[4] -la_oenb[30] |la_oenb[30] -la_oenb[22] |la_oenb[22] -la_oenb[16] |la_oenb[16] -la_oenb[12] |la_oenb[12] -la_iena[118] |la_iena[118] -la_oenb[46] |la_oenb[46] -la_oenb[40] |la_oenb[40] -la_oenb[7] |la_oenb[7] -la_oenb[6] |la_oenb[6] -la_oenb[5] |la_oenb[5] -la_oenb[3] |la_oenb[3] -la_oenb[25] |la_oenb[25] -la_oenb[19] |la_oenb[19] -la_oenb[15] |la_oenb[15] -la_oenb[8] |la_oenb[8] -la_oenb[13] |la_oenb[13] -la_oenb[9] |la_oenb[9] -la_oenb[11] |la_oenb[11] -la_iena[45] |la_iena[45] -la_oenb[95] |la_oenb[95] -la_oenb[94] |la_oenb[94] -la_oenb[87] |la_oenb[87] -la_oenb[80] |la_oenb[80] -la_oenb[76] |la_oenb[76] -la_oenb[28] |la_oenb[28] -la_oenb[21] |la_oenb[21] -la_oenb[18] |la_oenb[18] -la_oenb[0] |la_oenb[0] -la_iena[4] |la_iena[4] -la_iena[31] |la_iena[31] -la_iena[2] |la_iena[2] -la_iena[29] |la_iena[29] -la_iena[25] |la_iena[25] -la_iena[24] |la_iena[24] -la_iena[22] |la_iena[22] -la_iena[5] |la_iena[5] -la_iena[15] |la_iena[15] -la_iena[12] |la_iena[12] -la_iena[11] |la_iena[11] -la_iena[9] |la_iena[9] -la_iena[6] |la_iena[6] -la_oenb[119] |la_oenb[119] -la_oenb[105] |la_oenb[105] -la_oenb[104] |la_oenb[104] -la_iena[98] |la_iena[98] -la_iena[94] |la_iena[94] -la_iena[93] |la_iena[93] -la_iena[92] |la_iena[92] -la_iena[86] |la_iena[86] -la_iena[84] |la_iena[84] -la_iena[83] |la_iena[83] -la_iena[82] |la_iena[82] -la_iena[81] |la_iena[81] -la_iena[80] |la_iena[80] -la_iena[79] |la_iena[79] -la_iena[78] |la_iena[78] -la_iena[77] |la_iena[77] -la_iena[75] |la_iena[75] -la_iena[74] |la_iena[74] -la_iena[71] |la_iena[71] -la_iena[70] |la_iena[70] -la_iena[72] |la_iena[72] -la_iena[69] |la_iena[69] -la_iena[66] |la_iena[66] -la_iena[63] |la_iena[63] -la_iena[62] |la_iena[62] -la_iena[60] |la_iena[60] -la_iena[58] |la_iena[58] -la_iena[61] |la_iena[61] -la_iena[56] |la_iena[56] -la_iena[55] |la_iena[55] -la_iena[49] |la_iena[49] -la_iena[47] |la_iena[47] -la_iena[44] |la_iena[44] -la_iena[41] |la_iena[41] -la_iena[50] |la_iena[50] -la_iena[52] |la_iena[52] -la_iena[40] |la_iena[40] -la_iena[46] |la_iena[46] -la_iena[35] |la_iena[35] -la_iena[34] |la_iena[34] -la_iena[43] |la_iena[43] -la_iena[59] |la_iena[59] -la_iena[33] |la_iena[33] -la_iena[32] |la_iena[32] -la_iena[28] |la_iena[28] -la_iena[23] |la_iena[23] -la_iena[21] |la_iena[21] -la_iena[18] |la_iena[18] -la_iena[123] |la_iena[123] -la_iena[120] |la_iena[120] -la_iena[119] |la_iena[119] -la_iena[114] |la_iena[114] -la_iena[111] |la_iena[111] -la_iena[121] |la_iena[121] -la_iena[110] |la_iena[110] -la_iena[109] |la_iena[109] -la_iena[104] |la_iena[104] -la_iena[102] |la_iena[102] -la_iena[101] |la_iena[101] -la_oenb[121] |la_oenb[121] -la_oenb[115] |la_oenb[115] -la_oenb[109] |la_oenb[109] -la_oenb[107] |la_oenb[107] -la_oenb[111] |la_oenb[111] -la_oenb[123] |la_oenb[123] -la_oenb[114] |la_oenb[114] -la_oenb[113] |la_oenb[113] -la_oenb[110] |la_oenb[110] -la_oenb[106] |la_oenb[106] -la_iena[97] |la_iena[97] -la_oenb[98] |la_oenb[98] -la_oenb[96] |la_oenb[96] -la_oenb[103] |la_oenb[103] -la_oenb[101] |la_oenb[101] -la_iena[1] |la_iena[1] -la_iena[99] |la_iena[99] -la_iena[106] |la_iena[106] -la_iena[100] |la_iena[100] -la_oenb[93] |la_oenb[93] -la_oenb[92] |la_oenb[92] -la_oenb[89] |la_oenb[89] -la_oenb[82] |la_oenb[82] -la_oenb[79] |la_oenb[79] -la_oenb[78] |la_oenb[78] -la_oenb[72] |la_oenb[72] -la_oenb[69] |la_oenb[69] -la_oenb[67] |la_oenb[67] -flash_io0_oeb |flash_io0_oeb -flash_io0_do |flash_io0_do -flash_csb |flash_csb -por_l_out |por_l_out -resetn_out |resetn_out -clk_out |clk_out +la_input[22] |la_input[22] +la_input[119] |la_input[119] mprj_dat_i[6] |mprj_dat_i[6] mprj_dat_i[4] |mprj_dat_i[4] mprj_dat_i[17] |mprj_dat_i[17] @@ -15416,118 +17589,123 @@ mprj_dat_i[16] mprj_dat_i[13] |mprj_dat_i[13] rstb_l_in |rstb_l_in core_clk |core_clk +la_input[83] |la_input[83] la_input[49] |la_input[49] la_input[48] |la_input[48] -la_input[31] |la_input[31] la_input[29] |la_input[29] -la_input[22] |la_input[22] +la_input[17] |la_input[17] la_input[15] |la_input[15] -la_input[6] |la_input[6] -la_input[2] |la_input[2] la_input[14] |la_input[14] la_input[122] |la_input[122] -la_input[119] |la_input[119] -la_input[17] |la_input[17] la_input[117] |la_input[117] +la_input[31] |la_input[31] la_input[10] |la_input[10] -la_input[83] |la_input[83] la_input[104] |la_input[104] +la_input[6] |la_input[6] +la_input[2] |la_input[2] la_input[102] |la_input[102] irq[0] |irq[0] mprj_dat_i[2] |mprj_dat_i[2] mprj_dat_i[1] |mprj_dat_i[1] mprj_dat_i[18] |mprj_dat_i[18] -mprj_dat_i[14] |mprj_dat_i[14] mprj_dat_i[9] |mprj_dat_i[9] -mprj_dat_i[30] |mprj_dat_i[30] -mprj_dat_i[31] |mprj_dat_i[31] -mprj_dat_i[29] |mprj_dat_i[29] -mprj_dat_i[5] |mprj_dat_i[5] mprj_dat_i[8] |mprj_dat_i[8] +mprj_dat_i[5] |mprj_dat_i[5] mprj_dat_i[7] |mprj_dat_i[7] mprj_dat_i[3] |mprj_dat_i[3] -mprj_dat_i[12] |mprj_dat_i[12] -mprj_dat_i[11] |mprj_dat_i[11] -mprj_dat_i[10] |mprj_dat_i[10] +mprj_dat_i[30] |mprj_dat_i[30] +mprj_dat_i[29] |mprj_dat_i[29] +mprj_dat_i[31] |mprj_dat_i[31] mprj_dat_i[15] |mprj_dat_i[15] mprj_dat_i[19] |mprj_dat_i[19] -mprj_dat_i[0] |mprj_dat_i[0] mprj_dat_i[25] |mprj_dat_i[25] +mprj_dat_i[0] |mprj_dat_i[0] mprj_dat_i[24] |mprj_dat_i[24] mprj_dat_i[21] |mprj_dat_i[21] +mprj_dat_i[28] |mprj_dat_i[28] mprj_dat_i[27] |mprj_dat_i[27] mprj_dat_i[26] |mprj_dat_i[26] -mprj_dat_i[28] |mprj_dat_i[28] mprj_dat_i[23] |mprj_dat_i[23] mprj_dat_i[22] |mprj_dat_i[22] mprj_ack_i |mprj_ack_i ser_rx |ser_rx -serial_resetn_in |serial_resetn_in -resetn_in |resetn_in -clk_in |clk_in +la_input[95] |la_input[95] +la_input[93] |la_input[93] +la_input[92] |la_input[92] +la_input[90] |la_input[90] +la_input[89] |la_input[89] +la_input[86] |la_input[86] +la_input[84] |la_input[84] +la_input[82] |la_input[82] +la_input[57] |la_input[57] +la_input[54] |la_input[54] +la_input[4] |la_input[4] +la_input[46] |la_input[46] +la_input[37] |la_input[37] +la_input[35] |la_input[35] +la_input[21] |la_input[21] +la_input[65] |la_input[65] +la_input[8] |la_input[8] +la_input[68] |la_input[68] +la_input[20] |la_input[20] +la_input[16] |la_input[16] +la_input[66] |la_input[66] +la_input[60] |la_input[60] +la_input[53] |la_input[53] +la_input[12] |la_input[12] +la_input[126] |la_input[126] +la_input[42] |la_input[42] +la_input[45] |la_input[45] +la_input[99] |la_input[99] +la_input[124] |la_input[124] +la_input[91] |la_input[91] +la_input[120] |la_input[120] +la_input[110] |la_input[110] +la_input[19] |la_input[19] +la_input[36] |la_input[36] +la_input[105] |la_input[105] +la_input[101] |la_input[101] +la_input[67] |la_input[67] +la_input[56] |la_input[56] +la_input[85] |la_input[85] +irq[2] |irq[2] +la_input[115] |la_input[115] +irq[1] |irq[1] +la_input[118] |la_input[118] la_input[94] |la_input[94] la_input[127] |la_input[127] la_input[125] |la_input[125] irq[3] |irq[3] -por_l_in |por_l_in la_input[44] |la_input[44] +serial_resetn_in |serial_resetn_in +resetn_in |resetn_in +clk_in |clk_in +por_l_in |por_l_in spi_sdi |spi_sdi gpio_in_pad |gpio_in_pad serial_clock_in |serial_clock_in serial_load_in |serial_load_in serial_data_2_in |serial_data_2_in porb_h_in |porb_h_in -la_input[65] |la_input[65] -la_input[95] |la_input[95] -la_input[46] |la_input[46] -la_input[93] |la_input[93] -la_input[85] |la_input[85] -la_input[82] |la_input[82] -la_input[56] |la_input[56] -la_input[42] |la_input[42] -la_input[45] |la_input[45] -la_input[37] |la_input[37] -la_input[35] |la_input[35] -la_input[89] |la_input[89] -la_input[84] |la_input[84] -la_input[86] |la_input[86] -la_input[21] |la_input[21] -la_input[8] |la_input[8] -la_input[54] |la_input[54] -la_input[20] |la_input[20] -la_input[67] |la_input[67] -la_input[18] |la_input[18] -la_input[57] |la_input[57] -la_input[36] |la_input[36] -la_input[124] |la_input[124] -la_input[121] |la_input[121] -la_input[4] |la_input[4] +la_input[98] |la_input[98] +la_input[97] |la_input[97] +la_input[96] |la_input[96] +la_input[32] |la_input[32] +la_input[27] |la_input[27] +la_input[24] |la_input[24] +flash_io1_di |flash_io1_di +mprj_dat_i[14] |mprj_dat_i[14] +mprj_dat_i[12] |mprj_dat_i[12] +mprj_dat_i[11] |mprj_dat_i[11] +mprj_dat_i[10] |mprj_dat_i[10] la_input[47] |la_input[47] -la_input[126] |la_input[126] +la_input[18] |la_input[18] +la_input[121] |la_input[121] la_input[114] |la_input[114] -la_input[12] |la_input[12] -la_input[109] |la_input[109] -la_input[106] |la_input[106] -la_input[53] |la_input[53] -la_input[91] |la_input[91] -la_input[16] |la_input[16] -la_input[120] |la_input[120] la_input[111] |la_input[111] -la_input[99] |la_input[99] -la_input[101] |la_input[101] -la_input[92] |la_input[92] -la_input[68] |la_input[68] -la_input[19] |la_input[19] la_input[0] |la_input[0] -la_input[66] |la_input[66] -la_input[60] |la_input[60] -la_input[110] |la_input[110] -la_input[115] |la_input[115] -irq[2] |irq[2] -la_input[118] |la_input[118] -la_input[105] |la_input[105] -la_input[90] |la_input[90] -irq[1] |irq[1] +la_input[106] |la_input[106] +la_input[109] |la_input[109] core_rstn |core_rstn debug_in |debug_in la_input[116] |la_input[116] @@ -15542,8 +17720,12 @@ hk_dat_i[15] hk_ack_i |hk_ack_i hk_dat_i[4] |hk_dat_i[4] hk_dat_i[3] |hk_dat_i[3] -hk_dat_i[26] |hk_dat_i[26] +hk_dat_i[14] |hk_dat_i[14] +hk_dat_i[10] |hk_dat_i[10] +hk_dat_i[11] |hk_dat_i[11] +hk_dat_i[12] |hk_dat_i[12] hk_dat_i[27] |hk_dat_i[27] +hk_dat_i[26] |hk_dat_i[26] hk_dat_i[24] |hk_dat_i[24] hk_dat_i[25] |hk_dat_i[25] hk_dat_i[28] |hk_dat_i[28] @@ -15552,10 +17734,6 @@ hk_dat_i[18] hk_dat_i[30] |hk_dat_i[30] hk_dat_i[31] |hk_dat_i[31] hk_dat_i[13] |hk_dat_i[13] -hk_dat_i[14] |hk_dat_i[14] -hk_dat_i[10] |hk_dat_i[10] -hk_dat_i[11] |hk_dat_i[11] -hk_dat_i[12] |hk_dat_i[12] la_input[3] |la_input[3] hk_dat_i[9] |hk_dat_i[9] hk_dat_i[1] |hk_dat_i[1] @@ -15570,60 +17748,539 @@ hk_dat_i[23] hk_dat_i[22] |hk_dat_i[22] hk_dat_i[17] |hk_dat_i[17] hk_dat_i[20] |hk_dat_i[20] -la_input[79] |la_input[79] -la_input[77] |la_input[77] +la_input[9] |la_input[9] la_input[72] |la_input[72] -la_input[63] |la_input[63] -la_input[7] |la_input[7] -la_input[64] |la_input[64] -la_input[5] |la_input[5] -la_input[58] |la_input[58] -la_input[40] |la_input[40] -la_input[39] |la_input[39] -la_input[38] |la_input[38] -la_input[33] |la_input[33] -la_input[32] |la_input[32] -la_input[34] |la_input[34] -la_input[27] |la_input[27] la_input[71] |la_input[71] la_input[76] |la_input[76] la_input[75] |la_input[75] la_input[74] |la_input[74] la_input[73] |la_input[73] +la_input[70] |la_input[70] +la_input[69] |la_input[69] +la_input[64] |la_input[64] +la_input[63] |la_input[63] +la_input[7] |la_input[7] +la_input[5] |la_input[5] +la_input[80] |la_input[80] la_input[61] |la_input[61] la_input[62] |la_input[62] la_input[59] |la_input[59] -la_input[24] |la_input[24] +la_input[79] |la_input[79] +la_input[88] |la_input[88] +la_input[58] |la_input[58] +la_input[87] |la_input[87] +la_input[77] |la_input[77] +la_input[52] |la_input[52] la_input[50] |la_input[50] la_input[55] |la_input[55] -la_input[25] |la_input[25] -la_input[11] |la_input[11] -la_input[80] |la_input[80] -la_input[113] |la_input[113] -la_input[87] |la_input[87] -la_input[51] |la_input[51] -la_input[41] |la_input[41] -la_input[112] |la_input[112] -la_input[13] |la_input[13] la_input[78] |la_input[78] -la_input[107] |la_input[107] -la_input[52] |la_input[52] +la_input[43] |la_input[43] +la_input[40] |la_input[40] +la_input[39] |la_input[39] +la_input[38] |la_input[38] +la_input[33] |la_input[33] +la_input[23] |la_input[23] +la_input[51] |la_input[51] +la_input[13] |la_input[13] la_input[30] |la_input[30] la_input[28] |la_input[28] la_input[26] |la_input[26] +la_input[41] |la_input[41] +la_input[11] |la_input[11] +la_input[34] |la_input[34] +la_input[113] |la_input[113] +la_input[107] |la_input[107] +la_input[25] |la_input[25] +la_input[112] |la_input[112] la_input[108] |la_input[108] la_input[103] |la_input[103] -la_input[98] |la_input[98] -la_input[97] |la_input[97] -la_input[96] |la_input[96] -la_input[88] |la_input[88] la_input[100] |la_input[100] -la_input[9] |la_input[9] -la_input[70] |la_input[70] -la_input[69] |la_input[69] -la_input[43] |la_input[43] -la_input[23] |la_input[23] -flash_io1_di |flash_io1_di +mprj_adr_o[11] |mprj_adr_o[11] +mprj_adr_o[20] |mprj_adr_o[20] +mprj_adr_o[8] |mprj_adr_o[8] +mprj_adr_o[27] |mprj_adr_o[27] +mprj_adr_o[21] |mprj_adr_o[21] +mprj_adr_o[16] |mprj_adr_o[16] +mprj_adr_o[7] |mprj_adr_o[7] +mprj_adr_o[31] |mprj_adr_o[31] +mprj_adr_o[30] |mprj_adr_o[30] +mprj_adr_o[28] |mprj_adr_o[28] +mprj_adr_o[29] |mprj_adr_o[29] +mprj_adr_o[26] |mprj_adr_o[26] +mprj_we_o |mprj_we_o +la_output[84] |la_output[84] +la_output[113] |la_output[113] +mprj_adr_o[15] |mprj_adr_o[15] +mprj_adr_o[14] |mprj_adr_o[14] +mprj_adr_o[25] |mprj_adr_o[25] +mprj_adr_o[13] |mprj_adr_o[13] +mprj_adr_o[9] |mprj_adr_o[9] +mprj_adr_o[3] |mprj_adr_o[3] +mprj_adr_o[2] |mprj_adr_o[2] +mprj_adr_o[23] |mprj_adr_o[23] +mprj_adr_o[22] |mprj_adr_o[22] +mprj_adr_o[19] |mprj_adr_o[19] +mprj_adr_o[17] |mprj_adr_o[17] +la_output[7] |la_output[7] +la_output[51] |la_output[51] +la_output[17] |la_output[17] +la_output[123] |la_output[123] +mprj_adr_o[24] |mprj_adr_o[24] +mprj_adr_o[12] |mprj_adr_o[12] +mprj_dat_o[19] |mprj_dat_o[19] +mprj_dat_o[18] |mprj_dat_o[18] +mprj_dat_o[16] |mprj_dat_o[16] +mprj_dat_o[2] |mprj_dat_o[2] +mprj_dat_o[1] |mprj_dat_o[1] +mprj_dat_o[15] |mprj_dat_o[15] +mprj_adr_o[6] |mprj_adr_o[6] +spi_csb |spi_csb +mprj_adr_o[5] |mprj_adr_o[5] +mprj_adr_o[18] |mprj_adr_o[18] +mprj_adr_o[10] |mprj_adr_o[10] +la_output[99] |la_output[99] +la_output[93] |la_output[93] +la_output[92] |la_output[92] +la_output[82] |la_output[82] +la_output[79] |la_output[79] +la_output[74] |la_output[74] +la_output[73] |la_output[73] +la_output[72] |la_output[72] +la_output[71] |la_output[71] +la_output[70] |la_output[70] +la_output[65] |la_output[65] +la_output[55] |la_output[55] +la_output[39] |la_output[39] +la_output[35] |la_output[35] +la_output[42] |la_output[42] +la_output[8] |la_output[8] +la_output[10] |la_output[10] +la_output[4] |la_output[4] +mprj_wb_iena |mprj_wb_iena +la_output[97] |la_output[97] +la_output[96] |la_output[96] +la_output[95] |la_output[95] +la_output[94] |la_output[94] +la_output[91] |la_output[91] +la_output[90] |la_output[90] +la_output[88] |la_output[88] +la_output[89] |la_output[89] +la_output[78] |la_output[78] +la_output[77] |la_output[77] +la_output[76] |la_output[76] +la_output[87] |la_output[87] +la_output[85] |la_output[85] +la_output[75] |la_output[75] +la_output[83] |la_output[83] +la_output[81] |la_output[81] +la_output[6] |la_output[6] +la_output[69] |la_output[69] +la_output[67] |la_output[67] +la_output[66] |la_output[66] +la_output[64] |la_output[64] +la_output[63] |la_output[63] +la_output[62] |la_output[62] +la_output[59] |la_output[59] +la_output[58] |la_output[58] +la_output[57] |la_output[57] +la_output[56] |la_output[56] +la_output[60] |la_output[60] +la_output[50] |la_output[50] +la_output[53] |la_output[53] +la_output[52] |la_output[52] +la_output[49] |la_output[49] +la_output[47] |la_output[47] +la_output[46] |la_output[46] +la_output[61] |la_output[61] +la_output[86] |la_output[86] +la_output[45] |la_output[45] +la_output[80] |la_output[80] +la_output[43] |la_output[43] +la_output[41] |la_output[41] +la_output[68] |la_output[68] +la_output[5] |la_output[5] +la_output[3] |la_output[3] +la_output[38] |la_output[38] +la_output[37] |la_output[37] +la_output[34] |la_output[34] +la_output[33] |la_output[33] +la_output[32] |la_output[32] +la_output[40] |la_output[40] +la_output[30] |la_output[30] +la_output[2] |la_output[2] +la_output[36] |la_output[36] +la_output[25] |la_output[25] +la_output[22] |la_output[22] +la_output[31] |la_output[31] +la_output[20] |la_output[20] +la_output[28] |la_output[28] +la_output[44] |la_output[44] +la_output[1] |la_output[1] +la_output[54] |la_output[54] +la_output[14] |la_output[14] +la_output[27] |la_output[27] +la_output[26] |la_output[26] +la_output[24] |la_output[24] +la_output[13] |la_output[13] +la_output[48] |la_output[48] +la_output[9] |la_output[9] +la_output[11] |la_output[11] +la_output[23] |la_output[23] +la_output[21] |la_output[21] +la_output[29] |la_output[29] +la_output[19] |la_output[19] +la_output[18] |la_output[18] +la_output[16] |la_output[16] +la_output[15] |la_output[15] +la_output[110] |la_output[110] +la_output[109] |la_output[109] +la_output[108] |la_output[108] +la_output[107] |la_output[107] +la_output[106] |la_output[106] +la_output[98] |la_output[98] +la_output[105] |la_output[105] +la_output[104] |la_output[104] +la_output[111] |la_output[111] +la_output[103] |la_output[103] +la_output[102] |la_output[102] +la_output[101] |la_output[101] +la_output[100] |la_output[100] +la_output[0] |la_output[0] +la_output[12] |la_output[12] +uart_enabled |uart_enabled +mprj_cyc_o |mprj_cyc_o +la_oenb[61] |la_oenb[61] +la_oenb[60] |la_oenb[60] +la_oenb[32] |la_oenb[32] +la_oenb[125] |la_oenb[125] +la_iena[37] |la_iena[37] +la_iena[122] |la_iena[122] +la_iena[127] |la_iena[127] +la_iena[116] |la_iena[116] +la_iena[14] |la_iena[14] +la_iena[10] |la_iena[10] +la_iena[0] |la_iena[0] +la_iena[13] |la_iena[13] +la_oenb[90] |la_oenb[90] +la_iena[30] |la_iena[30] +la_oenb[100] |la_oenb[100] +la_oenb[10] |la_oenb[10] +la_iena[8] |la_iena[8] +la_oenb[127] |la_oenb[127] +la_oenb[117] |la_oenb[117] +la_oenb[126] |la_oenb[126] +la_oenb[116] |la_oenb[116] +la_oenb[122] |la_oenb[122] +la_oenb[120] |la_oenb[120] +la_oenb[14] |la_oenb[14] +la_iena[107] |la_iena[107] +la_iena[126] |la_iena[126] +la_oenb[39] |la_oenb[39] +la_iena[125] |la_iena[125] +la_iena[115] |la_iena[115] +la_iena[105] |la_iena[105] +la_oenb[38] |la_oenb[38] +la_oenb[47] |la_oenb[47] +la_oenb[58] |la_oenb[58] +la_oenb[57] |la_oenb[57] +la_oenb[41] |la_oenb[41] +la_oenb[37] |la_oenb[37] +la_iena[124] |la_iena[124] +la_iena[113] |la_iena[113] +la_iena[103] |la_iena[103] +la_oenb[56] |la_oenb[56] +la_oenb[35] |la_oenb[35] +la_iena[36] |la_iena[36] +la_oenb[54] |la_oenb[54] +la_oenb[53] |la_oenb[53] +la_oenb[45] |la_oenb[45] +la_oenb[43] |la_oenb[43] +la_oenb[62] |la_oenb[62] +la_oenb[52] |la_oenb[52] +la_oenb[50] |la_oenb[50] +la_oenb[36] |la_oenb[36] +la_oenb[34] |la_oenb[34] +la_oenb[33] |la_oenb[33] +spi_enabled |spi_enabled +mprj_sel_o[0] |mprj_sel_o[0] +mprj_dat_o[20] |mprj_dat_o[20] +mprj_dat_o[29] |mprj_dat_o[29] +mprj_dat_o[22] |mprj_dat_o[22] +mprj_dat_o[17] |mprj_dat_o[17] +mprj_dat_o[24] |mprj_dat_o[24] +mprj_dat_o[21] |mprj_dat_o[21] +mprj_sel_o[2] |mprj_sel_o[2] +mprj_dat_o[30] |mprj_dat_o[30] +la_output[112] |la_output[112] +mprj_stb_o |mprj_stb_o +hk_stb_o |hk_stb_o +user_irq_ena[2] |user_irq_ena[2] +user_irq_ena[1] |user_irq_ena[1] +user_irq_ena[0] |user_irq_ena[0] +mprj_sel_o[3] |mprj_sel_o[3] +mprj_sel_o[1] |mprj_sel_o[1] +mprj_dat_o[5] |mprj_dat_o[5] +gpio_out_pad |gpio_out_pad +gpio_mode0_pad |gpio_mode0_pad +debug_oeb |debug_oeb +debug_mode |debug_mode +mprj_dat_o[9] |mprj_dat_o[9] +mprj_dat_o[8] |mprj_dat_o[8] +mprj_dat_o[7] |mprj_dat_o[7] +mprj_dat_o[6] |mprj_dat_o[6] +mprj_dat_o[4] |mprj_dat_o[4] +mprj_dat_o[3] |mprj_dat_o[3] +mprj_dat_o[28] |mprj_dat_o[28] +mprj_dat_o[25] |mprj_dat_o[25] +mprj_dat_o[26] |mprj_dat_o[26] +mprj_dat_o[27] |mprj_dat_o[27] +mprj_dat_o[23] |mprj_dat_o[23] +mprj_dat_o[14] |mprj_dat_o[14] +mprj_dat_o[13] |mprj_dat_o[13] +mprj_dat_o[12] |mprj_dat_o[12] +mprj_dat_o[11] |mprj_dat_o[11] +mprj_dat_o[10] |mprj_dat_o[10] +mprj_dat_o[0] |mprj_dat_o[0] +la_output[119] |la_output[119] +la_output[126] |la_output[126] +la_output[124] |la_output[124] +la_output[120] |la_output[120] +spi_sdo |spi_sdo +rstb_l_out |rstb_l_out +porb_h_out |porb_h_out +spi_sck |spi_sck +serial_resetn_out |serial_resetn_out +serial_clock_out |serial_clock_out +serial_load_out |serial_load_out +serial_data_2_out |serial_data_2_out +la_output[125] |la_output[125] +la_output[118] |la_output[118] +la_output[117] |la_output[117] +la_output[115] |la_output[115] +la_output[114] |la_output[114] +la_output[127] |la_output[127] +la_output[121] |la_output[121] +la_output[116] |la_output[116] +la_output[122] |la_output[122] +mprj_dat_o[31] |mprj_dat_o[31] +mprj_adr_o[4] |mprj_adr_o[4] +hk_cyc_o |hk_cyc_o +la_oenb[55] |la_oenb[55] +gpio_outenb_pad |gpio_outenb_pad +gpio_mode1_pad |gpio_mode1_pad +ser_tx |ser_tx +la_oenb[59] |la_oenb[59] +la_oenb[49] |la_oenb[49] +gpio_inenb_pad |gpio_inenb_pad +la_oenb[63] |la_oenb[63] +la_oenb[51] |la_oenb[51] +la_oenb[31] |la_oenb[31] +la_oenb[40] |la_oenb[40] +la_iena[7] |la_iena[7] +la_oenb[6] |la_oenb[6] +la_oenb[5] |la_oenb[5] +la_oenb[3] |la_oenb[3] +la_oenb[19] |la_oenb[19] +la_oenb[9] |la_oenb[9] +la_oenb[11] |la_oenb[11] +la_oenb[96] |la_oenb[96] +la_oenb[101] |la_oenb[101] +la_iena[106] |la_iena[106] +la_oenb[82] |la_oenb[82] +la_oenb[69] |la_oenb[69] +la_oenb[67] |la_oenb[67] +la_iena[94] |la_iena[94] +la_iena[83] |la_iena[83] +la_iena[78] |la_iena[78] +la_iena[66] |la_iena[66] +la_iena[62] |la_iena[62] +la_iena[61] |la_iena[61] +la_iena[58] |la_iena[58] +la_iena[56] |la_iena[56] +la_iena[55] |la_iena[55] +la_iena[46] |la_iena[46] +la_iena[44] |la_iena[44] +la_iena[43] |la_iena[43] +la_iena[41] |la_iena[41] +la_iena[40] |la_iena[40] +la_iena[23] |la_iena[23] +la_iena[18] |la_iena[18] +la_iena[45] |la_iena[45] +la_oenb[94] |la_oenb[94] +la_oenb[87] |la_oenb[87] +la_oenb[28] |la_oenb[28] +la_oenb[18] |la_oenb[18] +la_iena[15] |la_iena[15] +la_iena[11] |la_iena[11] +la_oenb[91] |la_oenb[91] +la_iena[118] |la_iena[118] +la_oenb[70] |la_oenb[70] +la_oenb[89] |la_oenb[89] +la_oenb[79] |la_oenb[79] +spi_sdoenb |spi_sdoenb +la_iena[65] |la_iena[65] +la_iena[74] |la_iena[74] +la_iena[73] |la_iena[73] +la_iena[72] |la_iena[72] +la_iena[70] |la_iena[70] +la_oenb[118] |la_oenb[118] +la_oenb[108] |la_oenb[108] +la_oenb[124] |la_oenb[124] +la_iena[84] |la_iena[84] +la_oenb[112] |la_oenb[112] +la_iena[108] |la_iena[108] +la_oenb[2] |la_oenb[2] +la_iena[123] |la_iena[123] +la_iena[112] |la_iena[112] +la_iena[102] |la_iena[102] +la_oenb[85] |la_oenb[85] +la_iena[121] |la_iena[121] +la_iena[111] |la_iena[111] +la_oenb[88] |la_oenb[88] +la_oenb[84] |la_oenb[84] +la_iena[120] |la_iena[120] +la_oenb[92] |la_oenb[92] +la_oenb[72] |la_oenb[72] +la_oenb[22] |la_oenb[22] +la_iena[109] |la_iena[109] +la_iena[24] |la_iena[24] +la_iena[12] |la_iena[12] +la_oenb[80] |la_oenb[80] +la_iena[31] |la_iena[31] +la_iena[22] |la_iena[22] +la_iena[34] |la_iena[34] +la_iena[21] |la_iena[21] +la_oenb[8] |la_oenb[8] +la_oenb[7] |la_oenb[7] +la_oenb[4] |la_oenb[4] +la_iena[3] |la_iena[3] +la_iena[2] |la_iena[2] +la_oenb[98] |la_oenb[98] +la_oenb[78] |la_oenb[78] +la_oenb[95] |la_oenb[95] +la_iena[63] |la_iena[63] +la_iena[82] |la_iena[82] +la_iena[52] |la_iena[52] +la_iena[81] |la_iena[81] +la_iena[71] |la_iena[71] +la_oenb[0] |la_oenb[0] +la_iena[80] |la_iena[80] +la_iena[60] |la_iena[60] +la_iena[50] |la_iena[50] +la_iena[9] |la_iena[9] +la_iena[6] |la_iena[6] +la_iena[5] |la_iena[5] +la_iena[4] |la_iena[4] +la_oenb[12] |la_oenb[12] +la_iena[99] |la_iena[99] +la_iena[79] |la_iena[79] +la_iena[69] |la_iena[69] +la_iena[59] |la_iena[59] +la_iena[49] |la_iena[49] +la_iena[32] |la_iena[32] +la_oenb[21] |la_oenb[21] +la_oenb[107] |la_oenb[107] +la_oenb[109] |la_oenb[109] +la_iena[97] |la_iena[97] +la_iena[77] |la_iena[77] +la_oenb[1] |la_oenb[1] +la_oenb[115] |la_oenb[115] +la_iena[86] |la_iena[86] +la_oenb[104] |la_oenb[104] +la_iena[98] |la_iena[98] +la_iena[75] |la_iena[75] +la_oenb[123] |la_oenb[123] +la_oenb[114] |la_oenb[114] +la_oenb[113] |la_oenb[113] +la_oenb[106] |la_oenb[106] +la_oenb[103] |la_oenb[103] +la_iena[93] |la_iena[93] +la_iena[92] |la_iena[92] +la_oenb[16] |la_oenb[16] +la_oenb[121] |la_oenb[121] +la_oenb[111] |la_oenb[111] +la_oenb[15] |la_oenb[15] +la_oenb[110] |la_oenb[110] +la_oenb[13] |la_oenb[13] +la_oenb[30] |la_oenb[30] +la_oenb[97] |la_oenb[97] +la_iena[96] |la_iena[96] +la_iena[117] |la_iena[117] +la_iena[29] |la_iena[29] +la_oenb[119] |la_oenb[119] +la_iena[104] |la_iena[104] +la_iena[28] |la_iena[28] +la_oenb[76] |la_oenb[76] +la_oenb[46] |la_oenb[46] +la_iena[47] |la_iena[47] +la_iena[33] |la_iena[33] +la_oenb[25] |la_oenb[25] +la_iena[95] |la_iena[95] +la_iena[91] |la_iena[91] +la_iena[89] |la_iena[89] +la_iena[90] |la_iena[90] +la_iena[88] |la_iena[88] +la_iena[87] |la_iena[87] +la_iena[85] |la_iena[85] +la_iena[76] |la_iena[76] +la_iena[68] |la_iena[68] +la_iena[64] |la_iena[64] +la_iena[67] |la_iena[67] +la_iena[57] |la_iena[57] +la_iena[54] |la_iena[54] +la_iena[53] |la_iena[53] +la_iena[51] |la_iena[51] +la_iena[48] |la_iena[48] +la_iena[42] |la_iena[42] +la_iena[39] |la_iena[39] +la_iena[38] |la_iena[38] +la_iena[27] |la_iena[27] +la_iena[26] |la_iena[26] +la_iena[20] |la_iena[20] +la_iena[16] |la_iena[16] +la_oenb[105] |la_oenb[105] +la_iena[101] |la_iena[101] +la_oenb[44] |la_oenb[44] +la_oenb[42] |la_oenb[42] +la_oenb[29] |la_oenb[29] +la_oenb[24] |la_oenb[24] +la_oenb[17] |la_oenb[17] +la_iena[35] |la_iena[35] +la_iena[25] |la_iena[25] +la_iena[119] |la_iena[119] +la_iena[114] |la_iena[114] +la_iena[110] |la_iena[110] +la_iena[1] |la_iena[1] +la_iena[100] |la_iena[100] +la_oenb[93] |la_oenb[93] +la_oenb[81] |la_oenb[81] +la_oenb[83] |la_oenb[83] +la_oenb[77] |la_oenb[77] +la_oenb[75] |la_oenb[75] +la_oenb[74] |la_oenb[74] +la_oenb[73] |la_oenb[73] +la_oenb[71] |la_oenb[71] +la_oenb[66] |la_oenb[66] +la_oenb[68] |la_oenb[68] +la_oenb[65] |la_oenb[65] +la_oenb[64] |la_oenb[64] +la_oenb[86] |la_oenb[86] +la_oenb[48] |la_oenb[48] +la_oenb[27] |la_oenb[27] +la_oenb[26] |la_oenb[26] +la_oenb[23] |la_oenb[23] +la_oenb[20] |la_oenb[20] +la_iena[19] |la_iena[19] +la_iena[17] |la_iena[17] +la_oenb[99] |la_oenb[99] +la_oenb[102] |la_oenb[102] +flash_io0_oeb |flash_io0_oeb +flash_io0_do |flash_io0_do +flash_csb |flash_csb +flash_clk |flash_clk +por_l_out |por_l_out +resetn_out |resetn_out +clk_out |clk_out VGND |VGND VPWR |VPWR flash_io0_di |flash_io0_di @@ -15656,62 +18313,25 @@ LO_sky130_fd_sc_hvl__inv_8 (1) LO_sky130_fd_sc_hvl__schmittbuf_1 (1) |sky130_fd_sc_hvl__schmittbuf_1 (1) sky130_fd_pr__nfet_g5v0d10v5 (9->3) |sky130_fd_pr__nfet_g5v0d10v5 (3) sky130_fd_pr__cap_mim_m3_1 (1) |sky130_fd_pr__cap_mim_m3_1 (1) -sky130_fd_pr__res_xhigh_po (28->3) |(no matching element) -(no matching element) |sky130_fd_pr__res_xhigh_po_0p69 (4->3) +sky130_fd_pr__res_xhigh_po (28->3) |sky130_fd_pr__res_xhigh_po (4->3) Number of devices: 20 |Number of devices: 20 Number of nets: 17 |Number of nets: 17 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- -NET mismatches: Class fragments follow (with fanout counts): +Netlists match uniquely. + +Subcircuit pins: Circuit 1: simple_por |Circuit 2: simple_por - +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +porb_h |porb_h +porb_l |porb_l +por_l |por_l +vss3v3 |vss3v3 +vss1v8 |vss1v8 +vdd1v8 |vdd1v8 +vdd3v3 |vdd3v3 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- -Net: li_2550_5813# |Net: net4 - sky130_fd_pr__nfet_g5v0d10v5/2 = 1 | sky130_fd_pr__nfet_g5v0d10v5/2 = 1 - sky130_fd_pr__res_xhigh_po/(1|2) = 2 | sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 2 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ - ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -Net: vss3v3 |Net: vss3v3 - sky130_fd_pr__cap_mim_m3_2/1 = 1 | sky130_fd_pr__cap_mim_m3_2/1 = 1 - LO_sky130_fd_sc_hvl__buf_8/VGND = 1 | sky130_fd_sc_hvl__buf_8/VNB = 1 - LO_sky130_fd_sc_hvl__buf_8/VNB = 1 | sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 3 - LO_sky130_fd_sc_hvl__schmittbuf_1/VGND = 1 | sky130_fd_sc_hvl__buf_8/VGND = 1 - LO_sky130_fd_sc_hvl__schmittbuf_1/VNB = 1 | sky130_fd_pr__res_xhigh_po_0p69/3 = 3 - sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 3 | sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 3 - sky130_fd_pr__nfet_g5v0d10v5/4 = 3 | sky130_fd_pr__nfet_g5v0d10v5/4 = 3 - sky130_fd_pr__cap_mim_m3_1/2 = 1 | sky130_fd_pr__cap_mim_m3_1/2 = 1 - sky130_fd_pr__res_xhigh_po/3 = 3 | sky130_fd_sc_hvl__schmittbuf_1/VGND = 1 - sky130_fd_pr__res_xhigh_po/(1|2) = 3 | sky130_fd_sc_hvl__schmittbuf_1/VNB = 1 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ - ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -Net: vdd3v3 |Net: vdd3v3 - sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 4 | sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 4 - sky130_fd_pr__pfet_g5v0d10v5/4 = 8 | sky130_fd_pr__pfet_g5v0d10v5/4 = 8 - LO_sky130_fd_sc_hvl__buf_8/VPWR = 1 | sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1 - LO_sky130_fd_sc_hvl__buf_8/VPB = 1 | sky130_fd_sc_hvl__buf_8/VPWR = 1 - LO_sky130_fd_sc_hvl__schmittbuf_1/VPWR = 1 | sky130_fd_sc_hvl__buf_8/VPB = 1 - LO_sky130_fd_sc_hvl__schmittbuf_1/VPB = 1 | sky130_fd_sc_hvl__schmittbuf_1/VPWR = 1 - sky130_fd_pr__res_xhigh_po/(1|2) = 1 | sky130_fd_sc_hvl__schmittbuf_1/VPB = 1 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -DEVICE mismatches: Class fragments follow (with node fanout counts): -Circuit 1: simple_por |Circuit 2: simple_por - ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -Instance: LO_sky130_fd_pr__res_xhigh_po_0p69_S5N9F3_0/sky130_fd_pr__res_xhigh_po:7 |Instance: sky130_fd_pr__res_xhigh_po_0p69:R1 - (1,2) = (17,3) | (1,2) = (17,3) - 3 = 18 | 3 = 18 - | -Instance: LO_sky130_fd_pr__res_xhigh_po_0p69_S5N9F3_0/sky130_fd_pr__res_xhigh_po:13 |Instance: sky130_fd_pr__res_xhigh_po_0p69:R2 - (1,2) = (18,18) | (1,2) = (18,3) - 3 = 18 | 3 = 18 - | -Instance: LO_sky130_fd_pr__res_xhigh_po_0p69_S5N9F3_0/sky130_fd_pr__res_xhigh_po:14 |Instance: sky130_fd_pr__res_xhigh_po_0p69:R3 - (1,2) = (18,3) | (1,2) = (18,18) - 3 = 18 | 3 = 18 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -Netlists do not match. - Flattening non-matched subcircuits simple_por simple_por +Cell pin lists are equivalent. +Device classes simple_por and simple_por are equivalent. Class caravel_clocking (0): Merged 499 parallel devices. Class caravel_clocking (1): Merged 499 parallel devices. @@ -19224,9 +21844,9 @@ gpio_control_block (27) gpio_defaults_block_0403 (24) |gpio_defaults_block_0403 (24) digital_pll (1) |digital_pll (1) sky130_fd_pr__nfet_05v0_nvt (4228->1126) |sky130_fd_pr__nfet_05v0_nvt (4228->1126) -sky130_fd_pr__pfet_g5v0d10v5 (21053->9942) |sky130_fd_pr__pfet_g5v0d10v5 (21040->9942) +sky130_fd_pr__pfet_g5v0d10v5 (21032->9934) |sky130_fd_pr__pfet_g5v0d10v5 (21032->9934) sky130_fd_pr__nfet_01v8_lvt (4224->1122) |sky130_fd_pr__nfet_01v8_lvt (4224->1122) -sky130_fd_pr__nfet_g5v0d10v5 (22218->12998) |sky130_fd_pr__nfet_g5v0d10v5 (22212->12998) +sky130_fd_pr__nfet_g5v0d10v5 (22209->12995) |sky130_fd_pr__nfet_g5v0d10v5 (22209->12995) sky130_fd_pr__pfet_01v8_hvt (957) |sky130_fd_pr__pfet_01v8_hvt (957) sky130_fd_pr__nfet_01v8 (2339->1224) |sky130_fd_pr__nfet_01v8 (2339->1224) sky130_fd_io__com_cclat (33) |sky130_fd_io__com_cclat (33) @@ -19251,12 +21871,7 @@ constant_block (7) sky130_fd_pr__res_generic_nd__hv (1) |sky130_fd_pr__res_generic_nd__hv (1) sky130_fd_pr__res_generic_nd (72->68) |sky130_fd_pr__res_generic_nd (72->68) mgmt_core_wrapper (1) |mgmt_core_wrapper (1) -sky130_fd_pr__cap_mim_m3_2 (1) |sky130_fd_pr__cap_mim_m3_2 (1) -LO_sky130_fd_sc_hvl__buf_8 (2) |sky130_fd_sc_hvl__buf_8 (2) -LO_sky130_fd_sc_hvl__inv_8 (1) |sky130_fd_sc_hvl__inv_8 (1) -LO_sky130_fd_sc_hvl__schmittbuf_1 (1) |sky130_fd_sc_hvl__schmittbuf_1 (1) -sky130_fd_pr__cap_mim_m3_1 (1) |sky130_fd_pr__cap_mim_m3_1 (1) -sky130_fd_pr__res_xhigh_po (28->3) |(no matching element) +simple_por (1) |simple_por (1) caravel_clocking (1) |caravel_clocking (1) gpio_defaults_block_1803 (2) |gpio_defaults_block_1803 (2) spare_logic_block (4) |spare_logic_block (4) @@ -19268,84 +21883,12 @@ mgmt_protect (1) xres_buf (1) |xres_buf (1) housekeeping (1) |housekeeping (1) buff_flash_clkrst (1) |buff_flash_clkrst (1) -(no matching element) |sky130_fd_pr__res_xhigh_po_0p69 (4->3) -Number of devices: 33734 |Number of devices: 33734 -Number of nets: 21584 |Number of nets: 21584 +Number of devices: 33715 |Number of devices: 33715 +Number of nets: 21574 |Number of nets: 21574 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- -NET mismatches: Class fragments follow (with fanout counts): -Circuit 1: caravan |Circuit 2: caravan - ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -Net: por/vss3v3 |Net: vssio_core - sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1975 | sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1975 - sky130_fd_pr__nfet_g5v0d10v5/4 = 2631 | sky130_fd_pr__nfet_g5v0d10v5/4 = 2631 - sky130_fd_io__gpiov2_octl_mux/a_1266_1185# = 33 | sky130_fd_io__gpiov2_octl_mux/VSSIO = 33 - sky130_fd_pr__res_generic_m1/(end_a|end_b) = 67 | sky130_fd_pr__res_generic_m1/(end_a|end_b) = 67 - sky130_fd_pr__pfet_g5v0d10v5/2 = 33 | sky130_fd_pr__pfet_g5v0d10v5/2 = 33 - sky130_fd_pr__res_generic_po/(end_a|end_b) = 35 | sky130_fd_pr__res_generic_po/(end_a|end_b) = 35 - sky130_fd_pr__nfet_01v8/(1|3) = 8 | sky130_fd_pr__nfet_01v8/(1|3) = 8 - sky130_fd_pr__nfet_01v8/4 = 6 | sky130_fd_pr__nfet_01v8/4 = 6 - sky130_fd_pr__diode_pd2nw_05v5/anode = 3 | sky130_fd_pr__diode_pd2nw_05v5/anode = 3 - sky130_fd_pr__diode_pd2nw_05v5/cathode = 3 | sky130_fd_pr__diode_pd2nw_05v5/cathode = 3 - sky130_fd_pr__res_generic_m5/(end_a|end_b) = 2 | sky130_fd_pr__res_generic_m5/(end_a|end_b) = 2 - sky130_fd_pr__res_generic_m3/(end_a|end_b) = 1 | sky130_fd_pr__res_generic_m3/(end_a|end_b) = 1 - sky130_fd_pr__cap_mim_m3_2/1 = 1 | sky130_fd_pr__cap_mim_m3_2/1 = 1 - LO_sky130_fd_sc_hvl__buf_8/VGND = 1 | sky130_fd_sc_hvl__buf_8/VNB = 1 - LO_sky130_fd_sc_hvl__buf_8/VNB = 1 | sky130_fd_pr__res_xhigh_po_0p69/3 = 3 - LO_sky130_fd_sc_hvl__schmittbuf_1/VGND = 1 | sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 3 - LO_sky130_fd_sc_hvl__schmittbuf_1/VNB = 1 | sky130_fd_sc_hvl__buf_8/VGND = 1 - sky130_fd_pr__cap_mim_m3_1/2 = 1 | sky130_fd_pr__cap_mim_m3_1/2 = 1 - sky130_fd_pr__res_xhigh_po/3 = 3 | sky130_fd_sc_hvl__schmittbuf_1/VGND = 1 - sky130_fd_pr__res_xhigh_po/(1|2) = 3 | sky130_fd_sc_hvl__schmittbuf_1/VNB = 1 - xres_buf/VGND = 1 | xres_buf/VGND = 1 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ - ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -Net: por/vdd3v3 |Net: vddio_core - sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 4142 | sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 4142 - sky130_fd_pr__pfet_g5v0d10v5/4 = 5235 | sky130_fd_pr__pfet_g5v0d10v5/4 = 5235 - sky130_fd_pr__pfet_g5v0d10v5/2 = 33 | sky130_fd_pr__pfet_g5v0d10v5/2 = 33 - sky130_fd_pr__nfet_g5v0d10v5/2 = 66 | sky130_fd_pr__nfet_g5v0d10v5/2 = 66 - sky130_fd_io__com_cclat/VCC_IO = 33 | sky130_fd_io__com_cclat/VCC_IO = 33 - sky130_fd_io__gpiov2_octl_mux/w_1191_2415# = 33 | sky130_fd_io__gpiov2_octl_mux/VCCIO = 33 - sky130_fd_pr__res_generic_m1/(end_a|end_b) = 33 | sky130_fd_pr__res_generic_m1/(end_a|end_b) = 33 - sky130_fd_pr__res_generic_po/(end_a|end_b) = 40 | sky130_fd_pr__res_generic_po/(end_a|end_b) = 40 - sky130_fd_pr__res_generic_m5/(end_a|end_b) = 2 | sky130_fd_pr__res_generic_m5/(end_a|end_b) = 2 - sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 4 | sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 4 - sky130_fd_pr__res_generic_m3/(end_a|end_b) = 1 | sky130_fd_pr__res_generic_m3/(end_a|end_b) = 1 - sky130_fd_io__signal_5_sym_hv_local_5term/NWELLRING = 4 | sky130_fd_io__signal_5_sym_hv_local_5term/NWELLRING = 4 - sky130_fd_io__signal_5_sym_hv_local_5term/IN = 2 | sky130_fd_io__signal_5_sym_hv_local_5term/IN = 2 - sky130_fd_io__signal_5_sym_hv_local_5term/m1_204_67# = 4 | sky130_fd_io__signal_5_sym_hv_local_5term/net16 = 4 - LO_sky130_fd_sc_hvl__buf_8/VPWR = 1 | sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1 - LO_sky130_fd_sc_hvl__buf_8/VPB = 1 | sky130_fd_sc_hvl__buf_8/VPWR = 1 - LO_sky130_fd_sc_hvl__schmittbuf_1/VPWR = 1 | sky130_fd_sc_hvl__buf_8/VPB = 1 - LO_sky130_fd_sc_hvl__schmittbuf_1/VPB = 1 | sky130_fd_sc_hvl__schmittbuf_1/VPWR = 1 - sky130_fd_pr__res_xhigh_po/(1|2) = 1 | sky130_fd_sc_hvl__schmittbuf_1/VPB = 1 - xres_buf/VPWR = 1 | xres_buf/VPWR = 1 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ - ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -Net: simple_por:por/li_2550_5813# |Net: por/net4 - sky130_fd_pr__nfet_g5v0d10v5/2 = 1 | sky130_fd_pr__nfet_g5v0d10v5/2 = 1 - sky130_fd_pr__res_xhigh_po/(1|2) = 2 | sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 2 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -DEVICE mismatches: Class fragments follow (with node fanout counts): -Circuit 1: caravan |Circuit 2: caravan - ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -Instance: simple_por:por//LO_sky130_fd_pr__res_xhigh_po_0p69_S5N9F3_0/sky130_fd_pr__res_xhi |Instance: por/sky130_fd_pr__res_xhigh_po_0p69:R1 - (1,2) = (9638,3) | (1,2) = (9638,3) - 3 = 4810 | 3 = 4810 - | -Instance: simple_por:por//LO_sky130_fd_pr__res_xhigh_po_0p69_S5N9F3_0/sky130_fd_pr__res_xhi |Instance: por/sky130_fd_pr__res_xhigh_po_0p69:R2 - (1,2) = (4810,4810) | (1,2) = (4810,3) - 3 = 4810 | 3 = 4810 - | -Instance: simple_por:por//LO_sky130_fd_pr__res_xhigh_po_0p69_S5N9F3_0/sky130_fd_pr__res_xhi |Instance: por/sky130_fd_pr__res_xhigh_po_0p69:R3 - (1,2) = (4810,3) | (1,2) = (4810,4810) - 3 = 4810 | 3 = 4810 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ -Netlists do not match. +Resolving symmetries by property value. +Resolving symmetries by pin name. +Netlists match with 1179 symmetries. Subcircuit pins: Circuit 1: caravan |Circuit 2: caravan @@ -19384,43 +21927,38 @@ mprj_io[3] mprj_io[2] |mprj_io[2] mprj_io[1] |mprj_io[1] mprj_io[0] |mprj_io[0] -mprj_io[18] |mprj_io[20] **Mismatch** -mprj_io[20] |mprj_io[19] **Mismatch** -mprj_io[19] |mprj_io[18] **Mismatch** -mprj_io[15] |(no matching pin) -mprj_io[17] |(no matching pin) -mprj_io[24] |(no matching pin) -mprj_io[21] |mprj_io[24] **Mismatch** -mprj_io[23] |mprj_io[22] **Mismatch** -mprj_io[14] |mprj_io[21] **Mismatch** +mprj_io[19] |mprj_io[19] +mprj_io[20] |mprj_io[20] +mprj_io[18] |mprj_io[18] +mprj_io[22] |mprj_io[22] mprj_io[16] |mprj_io[16] -mprj_io[22] |mprj_io[14] **Mismatch** +mprj_io[14] |mprj_io[14] +mprj_io[23] |mprj_io[23] +mprj_io[21] |mprj_io[21] +mprj_io[24] |mprj_io[24] +mprj_io[17] |mprj_io[17] +mprj_io[15] |mprj_io[15] vccd1 |vccd1 vccd2 |vccd2 vccd |vccd -vdda1_2 |vdda1 **Mismatch** -vdda1 |vdda1_2 **Mismatch** +vdda1 |vdda1 +vdda1_2 |vdda1_2 vdda2 |vdda2 vdda |vdda -vddio |vddio vddio_2 |vddio_2 -vssa1 |vssa1 +vddio |vddio vssa1_2 |vssa1_2 +vssa1 |vssa1 vssa2 |vssa2 vssa |vssa vssd1 |vssd1 vssd2 |vssd2 vssd |vssd -vssio |vssio vssio_2 |vssio_2 -(no matching pin) |mprj_io[23] -(no matching pin) |mprj_io[17] -(no matching pin) |mprj_io[15] -mprj_io[15] |(no matching pin) -mprj_io[17] |(no matching pin) -mprj_io[24] |(no matching pin) +vssio |vssio ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- -Cell pin lists for caravan and caravan altered to match. +Cell pin lists are equivalent. Device classes caravan and caravan are equivalent. -Final result: Top level cell failed pin matching. +Final result: Circuits match uniquely. +. diff --git a/signoff/caravan/standalone_pvr/logs/caravan.lvs.log b/signoff/caravan/standalone_pvr/logs/caravan.lvs.log new file mode 100644 index 00000000..d6ac1a0e --- /dev/null +++ b/signoff/caravan/standalone_pvr/logs/caravan.lvs.log @@ -0,0 +1,15957 @@ +Netgen 1.5.219 compiled on Fri Nov 4 18:25:26 EDT 2022 +Warning: netgen command 'format' use fully-qualified name '::netgen::format' +Warning: netgen command 'global' use fully-qualified name '::netgen::global' +Reading netlist caravan.spice +Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_01v8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_05v0_nvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_01v8_lvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_01v8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__esd_nfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_nd__hv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_nd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__cap_mim_m3_2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_pd__hv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__cap_mim_m3_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_xhigh_po +Creating placeholder cell definition. +Reading SPICE netlists of I/O +Call to undefined subcircuit sky130_fd_io__hvsbt_nand2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__res75only_small +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_05v0_nvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_01v8_lvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_01v8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__com_cclat_hvnor3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__com_cclat_hvnand3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__com_cclat_inv_in +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__com_cclat_inv_out +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_opto +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_em1o +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_em1s +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__res250only_small +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__signal_5_sym_hv_local_5term +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_ctl_lsbank_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_ctl_hld_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_nor +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_inv_x1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ctl_logic_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_amux_switch +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nor2_4_enhpath +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nand2_2_enhpath +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_inv_x2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_opti +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hotswap_log_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_latch +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_nonoverlap_leak_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_pug_ovtfix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_pghs_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_tk_tie_r_out_esd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_pug +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_vpb_bias +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_inv_x1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hotswap_hys +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hotswap_pghspd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hotswap_wpd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_tk_em1s +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_tk_em1o +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_inv_x4 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_pghspu +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_vpb_bias_unit +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__esd_pfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_ipath_lvls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_ipath_hvls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_in_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_01v8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_obpredrvr_new_leak_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_obpredrvr_old +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pdpredrvr_strong_leak_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pdpredrvr_strong_cmos +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pupredrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_opath_datoe_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_octl_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_inv_x2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_nor +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_xor +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_odrvr_sub +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_pddrvr_strong_slow +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_pddrvr_weak +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pddrvr +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pudrvr_weak +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pudrvr_strong_slow +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pudrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_tie_r_out_esd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pddrvr_unit +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__esd_nfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pdpredrvr_strong_nr2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pdpredrvr_strong_nr3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nor3_dnw +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_predrvr_switch +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_nd__hv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_em2o +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_em2s +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pudrvr_unit_2_5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pupredrvr_strong_nd3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pupredrvr_strong_nd2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_pudrvr_unit_2_5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_switch +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ctl_logic +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_decoder +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ls_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nor2_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nand2_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_nand5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_nand4 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xor2_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__inv_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amx_pucsd_inv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_lshv2hv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amx_inv4 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amx_pdcsd_inv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_ls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_ls_i2c_fix3_ver2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amx_pucsd_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_ls_i2c_fix3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ls_inv_x1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_ctl_hld +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_ctl_lsbank +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_inv_x4 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_inv_x8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_optiB +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_optiA +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_inbuf_lvinv_x1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_ipath_lvls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_ipath_hvls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_vcchib_in_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_in_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pupredrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pdpredrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_opath_datoe +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_odrvr_sub +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pddrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pdpredrvr_strong_nr2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pdpredrvr_strong_nr3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_nand2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres4v2_in_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_esd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_wpu +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_rcfilter_lpf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_inv_hys +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_tk_emlo +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_tk_emlc +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_rcfilter_lpf_rcunit +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_rcfilter_lpf_res_sub +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_nd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_sc_hd__nand2_2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_sc_hd__nor2_2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_pd__hv +Creating placeholder cell definition. +Ignoring line starting with token: # +line number 1 = '# NOTE: Hand-edited to change res_xhigh_po_0p69 resistors to res_xhigh_po resistors with W=0.69' +Ignoring line starting with token: # +line number 2 = '# because the former device does not get recognized when reading from GDS.' +Call to undefined subcircuit sky130_fd_pr__cap_mim_m3_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__cap_mim_m3_2 +Creating placeholder cell definition. +Ignoring line starting with token: # +line number 19 = '# XR1 net4 vdd3v3 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=500 mult=1 m=1' +Call to undefined subcircuit sky130_fd_pr__res_xhigh_po +Creating placeholder cell definition. +Ignoring line starting with token: # +line number 27 = '# XR2 vss3v3 net4 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=150 mult=1 m=1' +Ignoring line starting with token: # +line number 50 = '# XR3 vss3v3 vss3v3 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=25 mult=2 m=2' +File /home/tim/gits/caravel/xschem/simple_por.spice read with 5 warnings. +Reading all gate-level verilog submodules +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance \ringosc.iss.const1 of sky130_fd_sc_hd__conb_1 in cell digital_pll +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Creating placeholder cell definition for module gpio_logic_high. +Note: Implicit pin LO in instance spare_cell of sky130_fd_sc_hd__macro_sparecell in cell gpio_control_block +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance gpio_logic_high of sky130_fd_sc_hd__conb_1 in cell gpio_logic_high +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance \insts[0] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[100] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[101] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[102] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[103] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[104] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[105] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[106] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[107] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[108] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[109] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[10] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[110] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[111] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[112] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[113] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[114] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[115] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[116] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[117] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[118] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[119] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[11] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[120] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[121] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[122] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[123] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[124] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[125] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[126] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[127] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[128] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[129] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[12] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[130] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[131] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[132] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[133] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[134] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[135] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[136] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[137] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[138] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[139] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[13] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[140] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[141] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[142] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[143] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[144] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[145] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[146] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[147] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[148] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[149] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[14] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[150] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[151] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[152] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[153] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[154] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[155] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[156] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[157] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[158] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[159] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[15] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[160] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[161] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[162] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[163] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[164] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[165] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[166] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[167] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[168] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[169] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[16] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[170] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[171] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[172] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[173] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[174] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[175] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[176] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[177] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[178] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[179] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[17] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[180] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[181] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[182] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[183] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[184] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[185] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[186] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[187] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[188] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[189] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[18] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[190] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[191] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[192] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[193] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[194] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[195] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[196] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[197] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[198] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[199] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[19] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[1] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[200] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[201] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[202] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[203] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[204] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[205] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[206] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[207] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[208] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[209] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[20] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[210] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[211] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[212] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[213] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[214] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[215] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[216] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[217] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[218] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[219] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[21] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[220] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[221] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[222] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[223] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[224] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[225] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[226] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[227] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[228] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[229] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[22] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[230] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[231] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[232] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[233] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[234] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[235] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[236] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[237] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[238] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[239] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[23] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[240] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[241] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[242] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[243] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[244] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[245] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[246] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[247] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[248] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[249] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[24] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[250] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[251] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[252] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[253] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[254] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[255] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[256] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[257] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[258] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[259] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[25] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[260] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[261] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[262] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[263] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[264] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[265] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[266] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[267] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[268] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[269] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[26] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[270] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[271] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[272] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[273] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[274] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[275] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[276] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[277] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[278] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[279] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[27] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[280] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[281] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[282] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[283] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[284] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[285] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[286] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[287] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[288] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[289] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[28] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[290] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[291] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[292] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[293] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[294] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[295] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[296] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[297] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[298] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[299] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[29] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[2] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[300] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[301] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[302] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[303] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[304] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[305] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[306] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[307] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[308] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[309] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[30] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[310] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[311] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[312] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[313] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[314] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[315] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[316] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[317] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[318] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[319] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[31] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[320] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[321] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[322] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[323] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[324] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[325] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[326] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[327] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[328] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[329] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[32] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[330] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[331] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[332] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[333] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[334] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[335] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[336] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[337] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[338] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[339] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[33] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[340] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[341] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[342] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[343] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[344] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[345] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[346] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[347] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[348] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[349] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[34] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[350] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[351] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[352] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[353] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[354] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[355] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[356] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[357] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[358] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[359] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[35] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[360] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[361] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[362] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[363] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[364] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[365] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[366] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[367] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[368] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[369] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[36] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[370] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[371] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[372] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[373] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[374] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[375] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[376] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[377] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[378] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[379] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[37] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[380] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[381] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[382] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[383] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[384] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[385] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[386] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[387] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[388] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[389] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[38] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[390] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[391] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[392] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[393] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[394] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[395] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[396] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[397] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[398] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[399] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[39] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[3] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[400] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[401] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[402] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[403] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[404] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[405] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[406] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[407] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[408] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[409] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[40] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[410] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[411] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[412] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[413] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[414] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[415] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[416] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[417] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[418] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[419] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[41] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[420] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[421] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[422] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[423] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[424] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[425] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[426] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[427] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[428] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[429] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[42] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[430] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[431] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[432] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[433] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[434] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[435] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[436] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[437] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[438] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[439] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[43] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[440] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[441] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[442] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[443] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[444] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[445] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[446] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[447] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[448] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[449] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[44] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[450] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[451] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[452] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[453] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[454] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[455] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[456] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[457] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[458] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[459] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[45] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[460] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[461] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[462] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[46] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[47] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[48] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[49] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[4] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[50] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[51] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[52] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[53] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[54] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[55] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[56] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[57] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[58] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[59] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[5] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[60] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[61] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[62] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[63] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[64] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[65] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[66] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[67] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[68] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[69] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[6] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[70] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[71] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[72] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[73] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[74] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[75] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[76] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[77] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[78] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[79] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[7] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[80] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[81] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[82] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[83] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[84] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[85] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[86] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[87] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[88] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[89] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[8] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[90] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[91] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[92] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[93] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[94] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[95] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[96] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[97] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[98] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[99] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[9] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance inst of sky130_fd_sc_hd__conb_1 in cell mprj2_logic_high +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance mprj2_logic_high_hvl of sky130_fd_sc_hvl__conb_1 in cell mgmt_protect_hv +Note: Implicit pin LO in instance mprj_logic_high_hvl of sky130_fd_sc_hvl__conb_1 in cell mgmt_protect_hv +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin HI in instance _411__30 of sky130_fd_sc_hd__conb_1 in cell caravel_clocking +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance _7103__490 of sky130_fd_sc_hd__conb_1 in cell housekeeping +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin IN_H in instance clock_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_NOESD_H in instance clock_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_0_H in instance clock_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance clock_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin IN_H in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_NOESD_H in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_0_H in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin IN in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin IN_H in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_NOESD_H in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_0_H in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin IN in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin IN_H in instance flash_io0_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_NOESD_H in instance flash_io0_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_0_H in instance flash_io0_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance flash_io0_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin IN_H in instance flash_io1_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_NOESD_H in instance flash_io1_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_0_H in instance flash_io1_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance flash_io1_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin IN_H in instance gpio_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_NOESD_H in instance gpio_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_0_H in instance gpio_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance gpio_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[0] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[10] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[11] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[12] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[13] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[1] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[2] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[3] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[4] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[5] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[6] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[7] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[8] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[9] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[0] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[10] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[11] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[12] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[1] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[2] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[3] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[4] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[5] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[6] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[7] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[8] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[9] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io_alt +Note: Implicit pin TIE_HI_ESD in instance resetb_pad of sky130_fd_io__top_xres4v2 in cell chip_io_alt +Note: Implicit pin VCCD_PAD in instance user1_analog_pad_with_clamp of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin AMUXBUS_A in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin AMUXBUS_B in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VCCD_PAD in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSSA in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VDDA in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSWITCH in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VDDIO_Q in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VCCHIB in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VDDIO in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VCCD in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSSIO in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSSD in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSSIO_Q in instance \user2_analog_pad_with_clamp[0] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin AMUXBUS_A in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin AMUXBUS_B in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VCCD_PAD in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSSA in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VDDA in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSWITCH in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VDDIO_Q in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VCCHIB in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VDDIO in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VCCD in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSSIO in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSSD in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Note: Implicit pin VSSIO_Q in instance \user2_analog_pad_with_clamp[1] of sky130_ef_io__top_power_hvc in cell chip_io_alt +Reading LiteX gate-level verilog submodules +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin HI in instance \BLOCK[0].RAM32.TIE0[0].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[0].RAM32.TIE0[1].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[0].RAM32.TIE0[2].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[0].RAM32.TIE0[3].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[1].RAM32.TIE0[0].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[1].RAM32.TIE0[1].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[1].RAM32.TIE0[2].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[1].RAM32.TIE0[3].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[2].RAM32.TIE0[0].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[2].RAM32.TIE0[1].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[2].RAM32.TIE0[2].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[2].RAM32.TIE0[3].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[3].RAM32.TIE0[0].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[3].RAM32.TIE0[1].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[3].RAM32.TIE0[2].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[3].RAM32.TIE0[3].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[0].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[0].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[0].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[0].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[1].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[1].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[1].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[1].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[2].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[2].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[2].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[2].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[3].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[3].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[3].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[3].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[0].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[0].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[0].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[0].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[1].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[1].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[1].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[1].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[2].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[2].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[2].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[2].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[3].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[3].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[3].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[3].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance mgmt_core_wrapper_4218 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin LO in instance mgmt_core_wrapper_4219 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4209 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4210 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4211 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4212 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4213 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4214 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4215 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4216 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin LO in instance mgmt_core_wrapper_4217 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Reading top gate-level verilog module +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Creating placeholder cell definition for module user_analog_project_wrapper. +Device classes I9_sky130_fd_sc_hd__a41o_2 and sky130_fd_sc_hd__a41o_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a41o_2 in circuit 1 and sky130_fd_sc_hd__a41o_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a41o_2 and/or sky130_fd_sc_hd__a41o_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a41o_2 |Circuit 2: sky130_fd_sc_hd__a41o_2 +-------------------------------------------|------------------------------------------- +B1 |B1 +A1 |A1 +X |X +A2 |A2 +A4 |A4 +A3 |A3 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a41o_4 and sky130_fd_sc_hd__a41o_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a41o_4 in circuit 1 and sky130_fd_sc_hd__a41o_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a41o_4 and/or sky130_fd_sc_hd__a41o_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a41o_4 |Circuit 2: sky130_fd_sc_hd__a41o_4 +-------------------------------------------|------------------------------------------- +X |X +A4 |A4 +A3 |A3 +A2 |A2 +A1 |A1 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o22ai_1 and sky130_fd_sc_hd__o22ai_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o22ai_1 in circuit 1 and sky130_fd_sc_hd__o22ai_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o22ai_1 and/or sky130_fd_sc_hd__o22ai_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o22ai_1 |Circuit 2: sky130_fd_sc_hd__o22ai_1 +-------------------------------------------|------------------------------------------- +A2 |A2 +B1 |B1 +Y |Y +A1 |A1 +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o22ai_2 and sky130_fd_sc_hd__o22ai_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o22ai_2 in circuit 1 and sky130_fd_sc_hd__o22ai_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o22ai_2 and/or sky130_fd_sc_hd__o22ai_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o22ai_2 |Circuit 2: sky130_fd_sc_hd__o22ai_2 +-------------------------------------------|------------------------------------------- +B2 |B2 +B1 |B1 +Y |Y +A1 |A1 +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o22ai_4 and sky130_fd_sc_hd__o22ai_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o22ai_4 in circuit 1 and sky130_fd_sc_hd__o22ai_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o22ai_4 and/or sky130_fd_sc_hd__o22ai_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o22ai_4 |Circuit 2: sky130_fd_sc_hd__o22ai_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +Y |Y +A2 |A2 +B1 |B1 +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes LO_sky130_fd_sc_hvl__buf_8 and sky130_fd_sc_hvl__buf_8 are equivalent. +Matching pins of LO_sky130_fd_sc_hvl__buf_8 in circuit 1 and sky130_fd_sc_hvl__buf_8 in circuit 2 +Equate pins: cell LO_sky130_fd_sc_hvl__buf_8 and/or sky130_fd_sc_hvl__buf_8 has no elements. + +Subcircuit pins: +Circuit 1: LO_sky130_fd_sc_hvl__buf_8 |Circuit 2: sky130_fd_sc_hvl__buf_8 +-------------------------------------------|------------------------------------------- +VPWR |VPWR +VGND |VGND +X |X +A |A +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a211oi_1 and sky130_fd_sc_hd__a211oi_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a211oi_1 in circuit 1 and sky130_fd_sc_hd__a211oi_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a211oi_1 and/or sky130_fd_sc_hd__a211oi_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a211oi_1 |Circuit 2: sky130_fd_sc_hd__a211oi_1 +-------------------------------------------|------------------------------------------- +A1 |A1 +C1 |C1 +B1 |B1 +Y |Y +A2 |A2 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a211oi_2 and sky130_fd_sc_hd__a211oi_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a211oi_2 in circuit 1 and sky130_fd_sc_hd__a211oi_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a211oi_2 and/or sky130_fd_sc_hd__a211oi_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a211oi_2 |Circuit 2: sky130_fd_sc_hd__a211oi_2 +-------------------------------------------|------------------------------------------- +A2 |A2 +C1 |C1 +B1 |B1 +Y |Y +A1 |A1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a211oi_4 and sky130_fd_sc_hd__a211oi_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a211oi_4 in circuit 1 and sky130_fd_sc_hd__a211oi_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a211oi_4 and/or sky130_fd_sc_hd__a211oi_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a211oi_4 |Circuit 2: sky130_fd_sc_hd__a211oi_4 +-------------------------------------------|------------------------------------------- +A2 |A2 +A1 |A1 +C1 |C1 +Y |Y +B1 |B1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a22oi_1 and sky130_fd_sc_hd__a22oi_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a22oi_1 in circuit 1 and sky130_fd_sc_hd__a22oi_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a22oi_1 and/or sky130_fd_sc_hd__a22oi_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a22oi_1 |Circuit 2: sky130_fd_sc_hd__a22oi_1 +-------------------------------------------|------------------------------------------- +B1 |B1 +A1 |A1 +B2 |B2 +A2 |A2 +Y |Y +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a22oi_2 and sky130_fd_sc_hd__a22oi_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a22oi_2 in circuit 1 and sky130_fd_sc_hd__a22oi_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a22oi_2 and/or sky130_fd_sc_hd__a22oi_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a22oi_2 |Circuit 2: sky130_fd_sc_hd__a22oi_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +B1 |B1 +B2 |B2 +Y |Y +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a31o_4 and sky130_fd_sc_hd__a31o_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a31o_4 in circuit 1 and sky130_fd_sc_hd__a31o_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a31o_4 and/or sky130_fd_sc_hd__a31o_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a31o_4 |Circuit 2: sky130_fd_sc_hd__a31o_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +A2 |A2 +A3 |A3 +A1 |A1 +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a22oi_4 and sky130_fd_sc_hd__a22oi_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a22oi_4 in circuit 1 and sky130_fd_sc_hd__a22oi_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a22oi_4 and/or sky130_fd_sc_hd__a22oi_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a22oi_4 |Circuit 2: sky130_fd_sc_hd__a22oi_4 +-------------------------------------------|------------------------------------------- +A2 |A2 +B2 |B2 +A1 |A1 +B1 |B1 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a311o_2 and sky130_fd_sc_hd__a311o_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a311o_2 in circuit 1 and sky130_fd_sc_hd__a311o_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a311o_2 and/or sky130_fd_sc_hd__a311o_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a311o_2 |Circuit 2: sky130_fd_sc_hd__a311o_2 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +X |X +C1 |C1 +B1 |B1 +A1 |A1 +A2 |A2 +A3 |A3 +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o22a_4 and sky130_fd_sc_hd__o22a_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o22a_4 in circuit 1 and sky130_fd_sc_hd__o22a_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o22a_4 and/or sky130_fd_sc_hd__o22a_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o22a_4 |Circuit 2: sky130_fd_sc_hd__o22a_4 +-------------------------------------------|------------------------------------------- +B2 |B2 +B1 |B1 +X |X +A1 |A1 +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a311o_4 and sky130_fd_sc_hd__a311o_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a311o_4 in circuit 1 and sky130_fd_sc_hd__a311o_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a311o_4 and/or sky130_fd_sc_hd__a311o_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a311o_4 |Circuit 2: sky130_fd_sc_hd__a311o_4 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +C1 |C1 +A1 |A1 +A2 |A2 +A3 |A3 +X |X +B1 |B1 +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__dlclkp_1 and sky130_fd_sc_hd__dlclkp_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__dlclkp_1 in circuit 1 and sky130_fd_sc_hd__dlclkp_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__dlclkp_1 and/or sky130_fd_sc_hd__dlclkp_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__dlclkp_1 |Circuit 2: sky130_fd_sc_hd__dlclkp_1 +-------------------------------------------|------------------------------------------- +GATE |GATE +GCLK |GCLK +CLK |CLK +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__xor2_4 and sky130_fd_sc_hd__xor2_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__xor2_4 in circuit 1 and sky130_fd_sc_hd__xor2_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__xor2_4 and/or sky130_fd_sc_hd__xor2_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__xor2_4 |Circuit 2: sky130_fd_sc_hd__xor2_4 +-------------------------------------------|------------------------------------------- +X |X +B |B +A |A +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2111oi_2 and sky130_fd_sc_hd__a2111oi_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a2111oi_2 in circuit 1 and sky130_fd_sc_hd__a2111oi_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a2111oi_2 and/or sky130_fd_sc_hd__a2111oi_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2111oi_2 |Circuit 2: sky130_fd_sc_hd__a2111oi_2 +-------------------------------------------|------------------------------------------- +D1 |D1 +C1 |C1 +A2 |A2 +A1 |A1 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2111oi_4 and sky130_fd_sc_hd__a2111oi_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a2111oi_4 in circuit 1 and sky130_fd_sc_hd__a2111oi_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a2111oi_4 and/or sky130_fd_sc_hd__a2111oi_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2111oi_4 |Circuit 2: sky130_fd_sc_hd__a2111oi_4 +-------------------------------------------|------------------------------------------- +D1 |D1 +C1 |C1 +B1 |B1 +A2 |A2 +A1 |A1 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o21bai_2 and sky130_fd_sc_hd__o21bai_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o21bai_2 in circuit 1 and sky130_fd_sc_hd__o21bai_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o21bai_2 and/or sky130_fd_sc_hd__o21bai_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o21bai_2 |Circuit 2: sky130_fd_sc_hd__o21bai_2 +-------------------------------------------|------------------------------------------- +B1_N |B1_N +Y |Y +A2 |A2 +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o21bai_4 and sky130_fd_sc_hd__o21bai_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o21bai_4 in circuit 1 and sky130_fd_sc_hd__o21bai_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o21bai_4 and/or sky130_fd_sc_hd__o21bai_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o21bai_4 |Circuit 2: sky130_fd_sc_hd__o21bai_4 +-------------------------------------------|------------------------------------------- +Y |Y +B1_N |B1_N +A1 |A1 +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or3b_1 and sky130_fd_sc_hd__or3b_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or3b_1 in circuit 1 and sky130_fd_sc_hd__or3b_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or3b_1 and/or sky130_fd_sc_hd__or3b_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or3b_1 |Circuit 2: sky130_fd_sc_hd__or3b_1 +-------------------------------------------|------------------------------------------- +A |A +C_N |C_N +X |X +B |B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or3b_2 and sky130_fd_sc_hd__or3b_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or3b_2 in circuit 1 and sky130_fd_sc_hd__or3b_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or3b_2 and/or sky130_fd_sc_hd__or3b_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or3b_2 |Circuit 2: sky130_fd_sc_hd__or3b_2 +-------------------------------------------|------------------------------------------- +A |A +B |B +C_N |C_N +X |X +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or3b_4 and sky130_fd_sc_hd__or3b_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or3b_4 in circuit 1 and sky130_fd_sc_hd__or3b_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or3b_4 and/or sky130_fd_sc_hd__or3b_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or3b_4 |Circuit 2: sky130_fd_sc_hd__or3b_4 +-------------------------------------------|------------------------------------------- +A |A +B |B +C_N |C_N +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__and4_4 and sky130_fd_sc_hd__and4_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__and4_4 in circuit 1 and sky130_fd_sc_hd__and4_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__and4_4 and/or sky130_fd_sc_hd__and4_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__and4_4 |Circuit 2: sky130_fd_sc_hd__and4_4 +-------------------------------------------|------------------------------------------- +X |X +C |C +A |A +B |B +D |D +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o32ai_1 and sky130_fd_sc_hd__o32ai_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o32ai_1 in circuit 1 and sky130_fd_sc_hd__o32ai_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o32ai_1 and/or sky130_fd_sc_hd__o32ai_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o32ai_1 |Circuit 2: sky130_fd_sc_hd__o32ai_1 +-------------------------------------------|------------------------------------------- +A2 |A2 +Y |Y +A1 |A1 +A3 |A3 +B2 |B2 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a311oi_1 and sky130_fd_sc_hd__a311oi_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a311oi_1 in circuit 1 and sky130_fd_sc_hd__a311oi_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a311oi_1 and/or sky130_fd_sc_hd__a311oi_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a311oi_1 |Circuit 2: sky130_fd_sc_hd__a311oi_1 +-------------------------------------------|------------------------------------------- +A3 |A3 +Y |Y +C1 |C1 +B1 |B1 +A2 |A2 +A1 |A1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o32ai_2 and sky130_fd_sc_hd__o32ai_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o32ai_2 in circuit 1 and sky130_fd_sc_hd__o32ai_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o32ai_2 and/or sky130_fd_sc_hd__o32ai_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o32ai_2 |Circuit 2: sky130_fd_sc_hd__o32ai_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +B1 |B1 +A2 |A2 +A3 |A3 +Y |Y +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o32ai_4 and sky130_fd_sc_hd__o32ai_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o32ai_4 in circuit 1 and sky130_fd_sc_hd__o32ai_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o32ai_4 and/or sky130_fd_sc_hd__o32ai_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o32ai_4 |Circuit 2: sky130_fd_sc_hd__o32ai_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +B1 |B1 +Y |Y +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a311oi_4 and sky130_fd_sc_hd__a311oi_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a311oi_4 in circuit 1 and sky130_fd_sc_hd__a311oi_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a311oi_4 and/or sky130_fd_sc_hd__a311oi_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a311oi_4 |Circuit 2: sky130_fd_sc_hd__a311oi_4 +-------------------------------------------|------------------------------------------- +Y |Y +B1 |B1 +A1 |A1 +A3 |A3 +C1 |C1 +A2 |A2 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a32oi_1 and sky130_fd_sc_hd__a32oi_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a32oi_1 in circuit 1 and sky130_fd_sc_hd__a32oi_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a32oi_1 and/or sky130_fd_sc_hd__a32oi_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a32oi_1 |Circuit 2: sky130_fd_sc_hd__a32oi_1 +-------------------------------------------|------------------------------------------- +A2 |A2 +Y |Y +A1 |A1 +B2 |B2 +B1 |B1 +A3 |A3 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a32oi_2 and sky130_fd_sc_hd__a32oi_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a32oi_2 in circuit 1 and sky130_fd_sc_hd__a32oi_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a32oi_2 and/or sky130_fd_sc_hd__a32oi_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a32oi_2 |Circuit 2: sky130_fd_sc_hd__a32oi_2 +-------------------------------------------|------------------------------------------- +B2 |B2 +A3 |A3 +A2 |A2 +A1 |A1 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__dfxtp_2 and sky130_fd_sc_hd__dfxtp_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__dfxtp_2 in circuit 1 and sky130_fd_sc_hd__dfxtp_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__dfxtp_2 and/or sky130_fd_sc_hd__dfxtp_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__dfxtp_2 |Circuit 2: sky130_fd_sc_hd__dfxtp_2 +-------------------------------------------|------------------------------------------- +Q |Q +CLK |CLK +D |D +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a32oi_4 and sky130_fd_sc_hd__a32oi_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a32oi_4 in circuit 1 and sky130_fd_sc_hd__a32oi_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a32oi_4 and/or sky130_fd_sc_hd__a32oi_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a32oi_4 |Circuit 2: sky130_fd_sc_hd__a32oi_4 +-------------------------------------------|------------------------------------------- +A3 |A3 +A2 |A2 +A1 |A1 +B1 |B1 +Y |Y +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__dfxtp_4 and sky130_fd_sc_hd__dfxtp_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__dfxtp_4 in circuit 1 and sky130_fd_sc_hd__dfxtp_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__dfxtp_4 and/or sky130_fd_sc_hd__dfxtp_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__dfxtp_4 |Circuit 2: sky130_fd_sc_hd__dfxtp_4 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +D |D +CLK |CLK +Q |Q +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o31ai_4 and sky130_fd_sc_hd__o31ai_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o31ai_4 in circuit 1 and sky130_fd_sc_hd__o31ai_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o31ai_4 and/or sky130_fd_sc_hd__o31ai_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o31ai_4 |Circuit 2: sky130_fd_sc_hd__o31ai_4 +-------------------------------------------|------------------------------------------- +A3 |A3 +A2 |A2 +A1 |A1 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a31oi_2 and sky130_fd_sc_hd__a31oi_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a31oi_2 in circuit 1 and sky130_fd_sc_hd__a31oi_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a31oi_2 and/or sky130_fd_sc_hd__a31oi_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a31oi_2 |Circuit 2: sky130_fd_sc_hd__a31oi_2 +-------------------------------------------|------------------------------------------- +A3 |A3 +B1 |B1 +Y |Y +A1 |A1 +A2 |A2 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nand4_4 and sky130_fd_sc_hd__nand4_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__nand4_4 in circuit 1 and sky130_fd_sc_hd__nand4_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__nand4_4 and/or sky130_fd_sc_hd__nand4_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nand4_4 |Circuit 2: sky130_fd_sc_hd__nand4_4 +-------------------------------------------|------------------------------------------- +A |A +D |D +C |C +B |B +Y |Y +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o41a_2 and sky130_fd_sc_hd__o41a_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o41a_2 in circuit 1 and sky130_fd_sc_hd__o41a_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o41a_2 and/or sky130_fd_sc_hd__o41a_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o41a_2 |Circuit 2: sky130_fd_sc_hd__o41a_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +A4 |A4 +B1 |B1 +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o41a_4 and sky130_fd_sc_hd__o41a_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o41a_4 in circuit 1 and sky130_fd_sc_hd__o41a_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o41a_4 and/or sky130_fd_sc_hd__o41a_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o41a_4 |Circuit 2: sky130_fd_sc_hd__o41a_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +A4 |A4 +B1 |B1 +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2111a_4 and sky130_fd_sc_hd__o2111a_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o2111a_4 in circuit 1 and sky130_fd_sc_hd__o2111a_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o2111a_4 and/or sky130_fd_sc_hd__o2111a_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2111a_4 |Circuit 2: sky130_fd_sc_hd__o2111a_4 +-------------------------------------------|------------------------------------------- +X |X +A1 |A1 +A2 |A2 +C1 |C1 +B1 |B1 +D1 |D1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_RAM256 and RAM256 are equivalent. +Matching pins of I9_RAM256 in circuit 1 and RAM256 in circuit 2 +Equate pins: cell I9_RAM256 and/or RAM256 has no elements. + +Subcircuit pins: +Circuit 1: I9_RAM256 |Circuit 2: RAM256 +-------------------------------------------|------------------------------------------- +A0[0] |A0[0] +A0[1] |A0[1] +A0[2] |A0[2] +A0[3] |A0[3] +A0[4] |A0[4] +A0[5] |A0[5] +A0[6] |A0[6] +A0[7] |A0[7] +CLK |CLK +Di0[0] |Di0[0] +Di0[10] |Di0[10] +Di0[11] |Di0[11] +Di0[12] |Di0[12] +Di0[13] |Di0[13] +Di0[14] |Di0[14] +Di0[15] |Di0[15] +Di0[16] |Di0[16] +Di0[17] |Di0[17] +Di0[18] |Di0[18] +Di0[19] |Di0[19] +Di0[1] |Di0[1] +Di0[20] |Di0[20] +Di0[21] |Di0[21] +Di0[22] |Di0[22] +Di0[23] |Di0[23] +Di0[24] |Di0[24] +Di0[25] |Di0[25] +Di0[26] |Di0[26] +Di0[27] |Di0[27] +Di0[28] |Di0[28] +Di0[29] |Di0[29] +Di0[2] |Di0[2] +Di0[30] |Di0[30] +Di0[31] |Di0[31] +Di0[3] |Di0[3] +Di0[4] |Di0[4] +Di0[5] |Di0[5] +Di0[6] |Di0[6] +Di0[7] |Di0[7] +Di0[8] |Di0[8] +Di0[9] |Di0[9] +Do0[0] |Do0[0] +Do0[10] |Do0[10] +Do0[11] |Do0[11] +Do0[12] |Do0[12] +Do0[13] |Do0[13] +Do0[14] |Do0[14] +Do0[15] |Do0[15] +Do0[16] |Do0[16] +Do0[17] |Do0[17] +Do0[18] |Do0[18] +Do0[19] |Do0[19] +Do0[1] |Do0[1] +Do0[20] |Do0[20] +Do0[21] |Do0[21] +Do0[22] |Do0[22] +Do0[23] |Do0[23] +Do0[24] |Do0[24] +Do0[25] |Do0[25] +Do0[26] |Do0[26] +Do0[27] |Do0[27] +Do0[28] |Do0[28] +Do0[29] |Do0[29] +Do0[2] |Do0[2] +Do0[30] |Do0[30] +Do0[31] |Do0[31] +Do0[3] |Do0[3] +Do0[4] |Do0[4] +Do0[5] |Do0[5] +Do0[6] |Do0[6] +Do0[7] |Do0[7] +Do0[8] |Do0[8] +Do0[9] |Do0[9] +EN0 |EN0 +WE0[0] |WE0[0] +WE0[1] |WE0[1] +WE0[2] |WE0[2] +WE0[3] |WE0[3] +VPWR |VPWR +VGND |VGND +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2bb2a_4 and sky130_fd_sc_hd__o2bb2a_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o2bb2a_4 in circuit 1 and sky130_fd_sc_hd__o2bb2a_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o2bb2a_4 and/or sky130_fd_sc_hd__o2bb2a_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2bb2a_4 |Circuit 2: sky130_fd_sc_hd__o2bb2a_4 +-------------------------------------------|------------------------------------------- +A2_N |A2_N +A1_N |A1_N +X |X +B2 |B2 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2oi_1 and sky130_fd_sc_hd__a2bb2oi_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a2bb2oi_1 in circuit 1 and sky130_fd_sc_hd__a2bb2oi_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a2bb2oi_1 and/or sky130_fd_sc_hd__a2bb2oi_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2oi_1 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_1 +-------------------------------------------|------------------------------------------- +A1_N |A1_N +Y |Y +VGND |VGND +VPWR |VPWR +B2 |B2 +B1 |B1 +A2_N |A2_N +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2oi_2 and sky130_fd_sc_hd__a2bb2oi_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a2bb2oi_2 in circuit 1 and sky130_fd_sc_hd__a2bb2oi_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a2bb2oi_2 and/or sky130_fd_sc_hd__a2bb2oi_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2oi_2 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_2 +-------------------------------------------|------------------------------------------- +A2_N |A2_N +A1_N |A1_N +Y |Y +B2 |B2 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2oi_4 and sky130_fd_sc_hd__a2bb2oi_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a2bb2oi_4 in circuit 1 and sky130_fd_sc_hd__a2bb2oi_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a2bb2oi_4 and/or sky130_fd_sc_hd__a2bb2oi_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2oi_4 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_4 +-------------------------------------------|------------------------------------------- +Y |Y +A2_N |A2_N +B2 |B2 +A1_N |A1_N +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes LO_sky130_fd_sc_hvl__schmittbuf_1 and sky130_fd_sc_hvl__schmittbuf_1 are equivalent. +Matching pins of LO_sky130_fd_sc_hvl__schmittbuf_1 in circuit 1 and sky130_fd_sc_hvl__schmittbuf_1 in circuit 2 +Equate pins: cell LO_sky130_fd_sc_hvl__schmittbuf_1 and/or sky130_fd_sc_hvl__schmittbuf_1 has no elements. + +Subcircuit pins: +Circuit 1: LO_sky130_fd_sc_hvl__schmittbuf |Circuit 2: sky130_fd_sc_hvl__schmittbuf_1 +-------------------------------------------|------------------------------------------- +X |X +A |A +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o211ai_1 and sky130_fd_sc_hd__o211ai_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o211ai_1 in circuit 1 and sky130_fd_sc_hd__o211ai_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o211ai_1 and/or sky130_fd_sc_hd__o211ai_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o211ai_1 |Circuit 2: sky130_fd_sc_hd__o211ai_1 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +Y |Y +C1 |C1 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o211ai_2 and sky130_fd_sc_hd__o211ai_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o211ai_2 in circuit 1 and sky130_fd_sc_hd__o211ai_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o211ai_2 and/or sky130_fd_sc_hd__o211ai_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o211ai_2 |Circuit 2: sky130_fd_sc_hd__o211ai_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +B1 |B1 +Y |Y +C1 |C1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__inv_1 in circuit 1 and sky130_fd_sc_hd__inv_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__inv_1 and/or sky130_fd_sc_hd__inv_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__inv_1 |Circuit 2: sky130_fd_sc_hd__inv_1 +-------------------------------------------|------------------------------------------- +Y |Y +A |A +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__dlxtp_1 and sky130_fd_sc_hd__dlxtp_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__dlxtp_1 in circuit 1 and sky130_fd_sc_hd__dlxtp_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__dlxtp_1 and/or sky130_fd_sc_hd__dlxtp_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__dlxtp_1 |Circuit 2: sky130_fd_sc_hd__dlxtp_1 +-------------------------------------------|------------------------------------------- +D |D +GATE |GATE +Q |Q +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__and4bb_4 and sky130_fd_sc_hd__and4bb_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__and4bb_4 in circuit 1 and sky130_fd_sc_hd__and4bb_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__and4bb_4 and/or sky130_fd_sc_hd__and4bb_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__and4bb_4 |Circuit 2: sky130_fd_sc_hd__and4bb_4 +-------------------------------------------|------------------------------------------- +C |C +A_N |A_N +D |D +X |X +B_N |B_N +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a21bo_2 and sky130_fd_sc_hd__a21bo_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a21bo_2 in circuit 1 and sky130_fd_sc_hd__a21bo_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a21bo_2 and/or sky130_fd_sc_hd__a21bo_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a21bo_2 |Circuit 2: sky130_fd_sc_hd__a21bo_2 +-------------------------------------------|------------------------------------------- +B1_N |B1_N +A2 |A2 +X |X +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__mux4_1 and sky130_fd_sc_hd__mux4_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__mux4_1 in circuit 1 and sky130_fd_sc_hd__mux4_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__mux4_1 and/or sky130_fd_sc_hd__mux4_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__mux4_1 |Circuit 2: sky130_fd_sc_hd__mux4_1 +-------------------------------------------|------------------------------------------- +S0 |S0 +A1 |A1 +X |X +S1 |S1 +A2 |A2 +A0 |A0 +A3 |A3 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__mux4_2 and sky130_fd_sc_hd__mux4_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__mux4_2 in circuit 1 and sky130_fd_sc_hd__mux4_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__mux4_2 and/or sky130_fd_sc_hd__mux4_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__mux4_2 |Circuit 2: sky130_fd_sc_hd__mux4_2 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +X |X +S0 |S0 +A2 |A2 +A3 |A3 +S1 |S1 +A1 |A1 +A0 |A0 +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes LO_sky130_fd_sc_hvl__inv_8 and sky130_fd_sc_hvl__inv_8 are equivalent. +Matching pins of LO_sky130_fd_sc_hvl__inv_8 in circuit 1 and sky130_fd_sc_hvl__inv_8 in circuit 2 +Equate pins: cell LO_sky130_fd_sc_hvl__inv_8 and/or sky130_fd_sc_hvl__inv_8 has no elements. + +Subcircuit pins: +Circuit 1: LO_sky130_fd_sc_hvl__inv_8 |Circuit 2: sky130_fd_sc_hvl__inv_8 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +Y |Y +A |A +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4bb_1 and sky130_fd_sc_hd__or4bb_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or4bb_1 in circuit 1 and sky130_fd_sc_hd__or4bb_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or4bb_1 and/or sky130_fd_sc_hd__or4bb_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4bb_1 |Circuit 2: sky130_fd_sc_hd__or4bb_1 +-------------------------------------------|------------------------------------------- +A |A +X |X +B |B +D_N |D_N +C_N |C_N +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4bb_2 and sky130_fd_sc_hd__or4bb_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or4bb_2 in circuit 1 and sky130_fd_sc_hd__or4bb_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or4bb_2 and/or sky130_fd_sc_hd__or4bb_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4bb_2 |Circuit 2: sky130_fd_sc_hd__or4bb_2 +-------------------------------------------|------------------------------------------- +A |A +X |X +B |B +D_N |D_N +C_N |C_N +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4bb_4 and sky130_fd_sc_hd__or4bb_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or4bb_4 in circuit 1 and sky130_fd_sc_hd__or4bb_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or4bb_4 and/or sky130_fd_sc_hd__or4bb_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4bb_4 |Circuit 2: sky130_fd_sc_hd__or4bb_4 +-------------------------------------------|------------------------------------------- +D_N |D_N +B |B +A |A +C_N |C_N +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2o_2 and sky130_fd_sc_hd__a2bb2o_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a2bb2o_2 in circuit 1 and sky130_fd_sc_hd__a2bb2o_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a2bb2o_2 and/or sky130_fd_sc_hd__a2bb2o_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2o_2 |Circuit 2: sky130_fd_sc_hd__a2bb2o_2 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +B1 |B1 +A1_N |A1_N +A2_N |A2_N +X |X +B2 |B2 +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a2bb2o_4 and sky130_fd_sc_hd__a2bb2o_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a2bb2o_4 in circuit 1 and sky130_fd_sc_hd__a2bb2o_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a2bb2o_4 and/or sky130_fd_sc_hd__a2bb2o_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a2bb2o_4 |Circuit 2: sky130_fd_sc_hd__a2bb2o_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +B2 |B2 +X |X +A1_N |A1_N +A2_N |A2_N +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o221ai_1 and sky130_fd_sc_hd__o221ai_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o221ai_1 in circuit 1 and sky130_fd_sc_hd__o221ai_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o221ai_1 and/or sky130_fd_sc_hd__o221ai_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o221ai_1 |Circuit 2: sky130_fd_sc_hd__o221ai_1 +-------------------------------------------|------------------------------------------- +A2 |A2 +Y |Y +B1 |B1 +C1 |C1 +A1 |A1 +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o221ai_4 and sky130_fd_sc_hd__o221ai_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o221ai_4 in circuit 1 and sky130_fd_sc_hd__o221ai_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o221ai_4 and/or sky130_fd_sc_hd__o221ai_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o221ai_4 |Circuit 2: sky130_fd_sc_hd__o221ai_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +B2 |B2 +A2 |A2 +C1 |C1 +Y |Y +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nor4b_1 and sky130_fd_sc_hd__nor4b_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__nor4b_1 in circuit 1 and sky130_fd_sc_hd__nor4b_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__nor4b_1 and/or sky130_fd_sc_hd__nor4b_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nor4b_1 |Circuit 2: sky130_fd_sc_hd__nor4b_1 +-------------------------------------------|------------------------------------------- +C |C +B |B +A |A +D_N |D_N +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nor4b_2 and sky130_fd_sc_hd__nor4b_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__nor4b_2 in circuit 1 and sky130_fd_sc_hd__nor4b_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__nor4b_2 and/or sky130_fd_sc_hd__nor4b_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nor4b_2 |Circuit 2: sky130_fd_sc_hd__nor4b_2 +-------------------------------------------|------------------------------------------- +D_N |D_N +Y |Y +C |C +A |A +B |B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nor4b_4 and sky130_fd_sc_hd__nor4b_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__nor4b_4 in circuit 1 and sky130_fd_sc_hd__nor4b_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__nor4b_4 and/or sky130_fd_sc_hd__nor4b_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nor4b_4 |Circuit 2: sky130_fd_sc_hd__nor4b_4 +-------------------------------------------|------------------------------------------- +B |B +A |A +D_N |D_N +C |C +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__clkinv_16 and sky130_fd_sc_hd__clkinv_16 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__clkinv_16 in circuit 1 and sky130_fd_sc_hd__clkinv_16 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__clkinv_16 and/or sky130_fd_sc_hd__clkinv_16 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__clkinv_16 |Circuit 2: sky130_fd_sc_hd__clkinv_16 +-------------------------------------------|------------------------------------------- +Y |Y +A |A +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2111ai_4 and sky130_fd_sc_hd__o2111ai_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o2111ai_4 in circuit 1 and sky130_fd_sc_hd__o2111ai_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o2111ai_4 and/or sky130_fd_sc_hd__o2111ai_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2111ai_4 |Circuit 2: sky130_fd_sc_hd__o2111ai_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +B1 |B1 +C1 |C1 +D1 |D1 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or2_1 and sky130_fd_sc_hd__or2_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or2_1 in circuit 1 and sky130_fd_sc_hd__or2_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or2_1 and/or sky130_fd_sc_hd__or2_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or2_1 |Circuit 2: sky130_fd_sc_hd__or2_1 +-------------------------------------------|------------------------------------------- +A |A +X |X +B |B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or2_4 and sky130_fd_sc_hd__or2_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or2_4 in circuit 1 and sky130_fd_sc_hd__or2_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or2_4 and/or sky130_fd_sc_hd__or2_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or2_4 |Circuit 2: sky130_fd_sc_hd__or2_4 +-------------------------------------------|------------------------------------------- +X |X +A |A +B |B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_RAM128 and RAM128 are equivalent. +Matching pins of I9_RAM128 in circuit 1 and RAM128 in circuit 2 +Equate pins: cell I9_RAM128 and/or RAM128 has no elements. + +Subcircuit pins: +Circuit 1: I9_RAM128 |Circuit 2: RAM128 +-------------------------------------------|------------------------------------------- +A0[0] |A0[0] +A0[1] |A0[1] +A0[2] |A0[2] +A0[3] |A0[3] +A0[4] |A0[4] +A0[5] |A0[5] +A0[6] |A0[6] +CLK |CLK +Di0[0] |Di0[0] +Di0[10] |Di0[10] +Di0[11] |Di0[11] +Di0[12] |Di0[12] +Di0[13] |Di0[13] +Di0[14] |Di0[14] +Di0[15] |Di0[15] +Di0[16] |Di0[16] +Di0[17] |Di0[17] +Di0[18] |Di0[18] +Di0[19] |Di0[19] +Di0[1] |Di0[1] +Di0[20] |Di0[20] +Di0[21] |Di0[21] +Di0[22] |Di0[22] +Di0[23] |Di0[23] +Di0[24] |Di0[24] +Di0[25] |Di0[25] +Di0[26] |Di0[26] +Di0[27] |Di0[27] +Di0[28] |Di0[28] +Di0[29] |Di0[29] +Di0[2] |Di0[2] +Di0[30] |Di0[30] +Di0[31] |Di0[31] +Di0[3] |Di0[3] +Di0[4] |Di0[4] +Di0[5] |Di0[5] +Di0[6] |Di0[6] +Di0[7] |Di0[7] +Di0[8] |Di0[8] +Di0[9] |Di0[9] +Do0[0] |Do0[0] +Do0[10] |Do0[10] +Do0[11] |Do0[11] +Do0[12] |Do0[12] +Do0[13] |Do0[13] +Do0[14] |Do0[14] +Do0[15] |Do0[15] +Do0[16] |Do0[16] +Do0[17] |Do0[17] +Do0[18] |Do0[18] +Do0[19] |Do0[19] +Do0[1] |Do0[1] +Do0[20] |Do0[20] +Do0[21] |Do0[21] +Do0[22] |Do0[22] +Do0[23] |Do0[23] +Do0[24] |Do0[24] +Do0[25] |Do0[25] +Do0[26] |Do0[26] +Do0[27] |Do0[27] +Do0[28] |Do0[28] +Do0[29] |Do0[29] +Do0[2] |Do0[2] +Do0[30] |Do0[30] +Do0[31] |Do0[31] +Do0[3] |Do0[3] +Do0[4] |Do0[4] +Do0[5] |Do0[5] +Do0[6] |Do0[6] +Do0[7] |Do0[7] +Do0[8] |Do0[8] +Do0[9] |Do0[9] +EN0 |EN0 +WE0[0] |WE0[0] +WE0[1] |WE0[1] +WE0[2] |WE0[2] +WE0[3] |WE0[3] +VPWR |VPWR +VGND |VGND +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__ebufn_4 and sky130_fd_sc_hd__ebufn_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__ebufn_4 in circuit 1 and sky130_fd_sc_hd__ebufn_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__ebufn_4 and/or sky130_fd_sc_hd__ebufn_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__ebufn_4 |Circuit 2: sky130_fd_sc_hd__ebufn_4 +-------------------------------------------|------------------------------------------- +A |A +Z |Z +TE_B |TE_B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a21boi_4 and sky130_fd_sc_hd__a21boi_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a21boi_4 in circuit 1 and sky130_fd_sc_hd__a21boi_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a21boi_4 and/or sky130_fd_sc_hd__a21boi_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a21boi_4 |Circuit 2: sky130_fd_sc_hd__a21boi_4 +-------------------------------------------|------------------------------------------- +Y |Y +A1 |A1 +B1_N |B1_N +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__xnor2_4 and sky130_fd_sc_hd__xnor2_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__xnor2_4 in circuit 1 and sky130_fd_sc_hd__xnor2_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__xnor2_4 and/or sky130_fd_sc_hd__xnor2_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__xnor2_4 |Circuit 2: sky130_fd_sc_hd__xnor2_4 +-------------------------------------------|------------------------------------------- +Y |Y +B |B +A |A +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a221oi_2 and sky130_fd_sc_hd__a221oi_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a221oi_2 in circuit 1 and sky130_fd_sc_hd__a221oi_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a221oi_2 and/or sky130_fd_sc_hd__a221oi_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a221oi_2 |Circuit 2: sky130_fd_sc_hd__a221oi_2 +-------------------------------------------|------------------------------------------- +B2 |B2 +C1 |C1 +A2 |A2 +A1 |A1 +B1 |B1 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a221oi_4 and sky130_fd_sc_hd__a221oi_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a221oi_4 in circuit 1 and sky130_fd_sc_hd__a221oi_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a221oi_4 and/or sky130_fd_sc_hd__a221oi_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a221oi_4 |Circuit 2: sky130_fd_sc_hd__a221oi_4 +-------------------------------------------|------------------------------------------- +A2 |A2 +Y |Y +C1 |C1 +A1 |A1 +B2 |B2 +B1 |B1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__nor3b_4 and sky130_fd_sc_hd__nor3b_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__nor3b_4 in circuit 1 and sky130_fd_sc_hd__nor3b_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__nor3b_4 and/or sky130_fd_sc_hd__nor3b_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__nor3b_4 |Circuit 2: sky130_fd_sc_hd__nor3b_4 +-------------------------------------------|------------------------------------------- +A |A +C_N |C_N +B |B +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a32o_4 and sky130_fd_sc_hd__a32o_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a32o_4 in circuit 1 and sky130_fd_sc_hd__a32o_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a32o_4 and/or sky130_fd_sc_hd__a32o_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a32o_4 |Circuit 2: sky130_fd_sc_hd__a32o_4 +-------------------------------------------|------------------------------------------- +A3 |A3 +X |X +A2 |A2 +B1 |B1 +B2 |B2 +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o211a_4 and sky130_fd_sc_hd__o211a_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o211a_4 in circuit 1 and sky130_fd_sc_hd__o211a_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o211a_4 and/or sky130_fd_sc_hd__o211a_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o211a_4 |Circuit 2: sky130_fd_sc_hd__o211a_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +X |X +C1 |C1 +A2 |A2 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a22o_4 and sky130_fd_sc_hd__a22o_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a22o_4 in circuit 1 and sky130_fd_sc_hd__a22o_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a22o_4 and/or sky130_fd_sc_hd__a22o_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a22o_4 |Circuit 2: sky130_fd_sc_hd__a22o_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +B2 |B2 +X |X +A2 |A2 +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2bb2ai_2 and sky130_fd_sc_hd__o2bb2ai_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o2bb2ai_2 in circuit 1 and sky130_fd_sc_hd__o2bb2ai_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o2bb2ai_2 and/or sky130_fd_sc_hd__o2bb2ai_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2bb2ai_2 |Circuit 2: sky130_fd_sc_hd__o2bb2ai_2 +-------------------------------------------|------------------------------------------- +B2 |B2 +Y |Y +A1_N |A1_N +A2_N |A2_N +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o2bb2ai_4 and sky130_fd_sc_hd__o2bb2ai_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o2bb2ai_4 in circuit 1 and sky130_fd_sc_hd__o2bb2ai_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o2bb2ai_4 and/or sky130_fd_sc_hd__o2bb2ai_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o2bb2ai_4 |Circuit 2: sky130_fd_sc_hd__o2bb2ai_4 +-------------------------------------------|------------------------------------------- +A1_N |A1_N +B1 |B1 +B2 |B2 +A2_N |A2_N +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311ai_1 and sky130_fd_sc_hd__o311ai_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o311ai_1 in circuit 1 and sky130_fd_sc_hd__o311ai_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o311ai_1 and/or sky130_fd_sc_hd__o311ai_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311ai_1 |Circuit 2: sky130_fd_sc_hd__o311ai_1 +-------------------------------------------|------------------------------------------- +Y |Y +A1 |A1 +A2 |A2 +A3 |A3 +B1 |B1 +C1 |C1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311ai_2 and sky130_fd_sc_hd__o311ai_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o311ai_2 in circuit 1 and sky130_fd_sc_hd__o311ai_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o311ai_2 and/or sky130_fd_sc_hd__o311ai_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311ai_2 |Circuit 2: sky130_fd_sc_hd__o311ai_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +Y |Y +C1 |C1 +B1 |B1 +A3 |A3 +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311ai_4 and sky130_fd_sc_hd__o311ai_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o311ai_4 in circuit 1 and sky130_fd_sc_hd__o311ai_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o311ai_4 and/or sky130_fd_sc_hd__o311ai_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311ai_4 |Circuit 2: sky130_fd_sc_hd__o311ai_4 +-------------------------------------------|------------------------------------------- +Y |Y +C1 |C1 +B1 |B1 +A3 |A3 +A2 |A2 +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4b_1 and sky130_fd_sc_hd__or4b_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or4b_1 in circuit 1 and sky130_fd_sc_hd__or4b_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or4b_1 and/or sky130_fd_sc_hd__or4b_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4b_1 |Circuit 2: sky130_fd_sc_hd__or4b_1 +-------------------------------------------|------------------------------------------- +B |B +D_N |D_N +A |A +X |X +C |C +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4b_2 and sky130_fd_sc_hd__or4b_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or4b_2 in circuit 1 and sky130_fd_sc_hd__or4b_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or4b_2 and/or sky130_fd_sc_hd__or4b_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4b_2 |Circuit 2: sky130_fd_sc_hd__or4b_2 +-------------------------------------------|------------------------------------------- +C |C +A |A +X |X +B |B +D_N |D_N +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__or4b_4 and sky130_fd_sc_hd__or4b_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__or4b_4 in circuit 1 and sky130_fd_sc_hd__or4b_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__or4b_4 and/or sky130_fd_sc_hd__or4b_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__or4b_4 |Circuit 2: sky130_fd_sc_hd__or4b_4 +-------------------------------------------|------------------------------------------- +D_N |D_N +B |B +C |C +A |A +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o41ai_1 and sky130_fd_sc_hd__o41ai_1 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o41ai_1 in circuit 1 and sky130_fd_sc_hd__o41ai_1 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o41ai_1 and/or sky130_fd_sc_hd__o41ai_1 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o41ai_1 |Circuit 2: sky130_fd_sc_hd__o41ai_1 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +A4 |A4 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o41ai_4 and sky130_fd_sc_hd__o41ai_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o41ai_4 in circuit 1 and sky130_fd_sc_hd__o41ai_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o41ai_4 and/or sky130_fd_sc_hd__o41ai_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o41ai_4 |Circuit 2: sky130_fd_sc_hd__o41ai_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +A4 |A4 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a41oi_2 and sky130_fd_sc_hd__a41oi_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a41oi_2 in circuit 1 and sky130_fd_sc_hd__a41oi_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a41oi_2 and/or sky130_fd_sc_hd__a41oi_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a41oi_2 |Circuit 2: sky130_fd_sc_hd__a41oi_2 +-------------------------------------------|------------------------------------------- +A4 |A4 +A3 |A3 +A2 |A2 +B1 |B1 +A1 |A1 +Y |Y +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__a41oi_4 and sky130_fd_sc_hd__a41oi_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__a41oi_4 in circuit 1 and sky130_fd_sc_hd__a41oi_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__a41oi_4 and/or sky130_fd_sc_hd__a41oi_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__a41oi_4 |Circuit 2: sky130_fd_sc_hd__a41oi_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +A2 |A2 +A1 |A1 +A4 |A4 +A3 |A3 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311a_2 and sky130_fd_sc_hd__o311a_2 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o311a_2 in circuit 1 and sky130_fd_sc_hd__o311a_2 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o311a_2 and/or sky130_fd_sc_hd__o311a_2 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311a_2 |Circuit 2: sky130_fd_sc_hd__o311a_2 +-------------------------------------------|------------------------------------------- +X |X +A2 |A2 +A3 |A3 +A1 |A1 +B1 |B1 +C1 |C1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes I9_sky130_fd_sc_hd__o311a_4 and sky130_fd_sc_hd__o311a_4 are equivalent. +Matching pins of I9_sky130_fd_sc_hd__o311a_4 in circuit 1 and sky130_fd_sc_hd__o311a_4 in circuit 2 +Equate pins: cell I9_sky130_fd_sc_hd__o311a_4 and/or sky130_fd_sc_hd__o311a_4 has no elements. + +Subcircuit pins: +Circuit 1: I9_sky130_fd_sc_hd__o311a_4 |Circuit 2: sky130_fd_sc_hd__o311a_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +B1 |B1 +C1 |C1 +X |X +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Flattening instances of user_analog_project_wrapper in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v +Generating JSON file result +Reading setup file /usr/share/pdk/sky130A/libs.tech/netgen/sky130A_setup.tcl +No property w found for device short +No property l found for device short +Model sky130_fd_pr__res_xhigh_po pin 1 == 2 +No property value found for device sky130_fd_pr__res_xhigh_po +No property mult found for device sky130_fd_pr__res_xhigh_po +Model sky130_fd_pr__res_xhigh_po pin 1 == 2 +No property value found for device sky130_fd_pr__res_xhigh_po +Model sky130_fd_pr__res_generic_nd pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_nd +No property mult found for device sky130_fd_pr__res_generic_nd +Model sky130_fd_pr__res_generic_nd pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_nd +No property mult found for device sky130_fd_pr__res_generic_nd +Model sky130_fd_pr__res_generic_nd__hv pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_nd__hv +No property mult found for device sky130_fd_pr__res_generic_nd__hv +Model sky130_fd_pr__res_generic_nd__hv pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_nd__hv +No property mult found for device sky130_fd_pr__res_generic_nd__hv +Model sky130_fd_pr__res_generic_pd__hv pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_pd__hv +No property mult found for device sky130_fd_pr__res_generic_pd__hv +Model sky130_fd_pr__res_generic_pd__hv pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_pd__hv +No property mult found for device sky130_fd_pr__res_generic_pd__hv +Model sky130_fd_pr__res_generic_po pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_po +Model sky130_fd_pr__res_generic_po pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_po +Model sky130_fd_pr__res_generic_m1 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m1 +Model sky130_fd_pr__res_generic_m1 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m1 +Model sky130_fd_pr__res_generic_m2 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m2 +Model sky130_fd_pr__res_generic_m2 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m2 +Model sky130_fd_pr__res_generic_m3 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m3 +Model sky130_fd_pr__res_generic_m3 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m3 +Model sky130_fd_pr__res_generic_m4 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m4 +Model sky130_fd_pr__res_generic_m4 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m4 +Model sky130_fd_pr__res_generic_m5 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m5 +Model sky130_fd_pr__res_generic_m5 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m5 +Model sky130_fd_pr__nfet_01v8 pin 1 == 3 +No property mult found for device sky130_fd_pr__nfet_01v8 +No property sa found for device sky130_fd_pr__nfet_01v8 +No property sb found for device sky130_fd_pr__nfet_01v8 +No property sd found for device sky130_fd_pr__nfet_01v8 +No property nf found for device sky130_fd_pr__nfet_01v8 +No property nrd found for device sky130_fd_pr__nfet_01v8 +No property nrs found for device sky130_fd_pr__nfet_01v8 +No property area found for device sky130_fd_pr__nfet_01v8 +No property perim found for device sky130_fd_pr__nfet_01v8 +No property topography found for device sky130_fd_pr__nfet_01v8 +Model sky130_fd_pr__nfet_01v8 pin 1 == 3 +No property nf found for device sky130_fd_pr__nfet_01v8 +No property nrd found for device sky130_fd_pr__nfet_01v8 +No property nrs found for device sky130_fd_pr__nfet_01v8 +Model sky130_fd_pr__nfet_01v8_lvt pin 1 == 3 +No property mult found for device sky130_fd_pr__nfet_01v8_lvt +No property sa found for device sky130_fd_pr__nfet_01v8_lvt +No property sb found for device sky130_fd_pr__nfet_01v8_lvt +No property sd found for device sky130_fd_pr__nfet_01v8_lvt +No property nf found for device sky130_fd_pr__nfet_01v8_lvt +No property nrd found for device sky130_fd_pr__nfet_01v8_lvt +No property nrs found for device sky130_fd_pr__nfet_01v8_lvt +No property area found for device sky130_fd_pr__nfet_01v8_lvt +No property perim found for device sky130_fd_pr__nfet_01v8_lvt +No property topography found for device sky130_fd_pr__nfet_01v8_lvt +Model sky130_fd_pr__nfet_01v8_lvt pin 1 == 3 +No property as found for device sky130_fd_pr__nfet_01v8_lvt +No property ad found for device sky130_fd_pr__nfet_01v8_lvt +No property ps found for device sky130_fd_pr__nfet_01v8_lvt +No property pd found for device sky130_fd_pr__nfet_01v8_lvt +No property nf found for device sky130_fd_pr__nfet_01v8_lvt +No property nrd found for device sky130_fd_pr__nfet_01v8_lvt +No property nrs found for device sky130_fd_pr__nfet_01v8_lvt +Model sky130_fd_pr__nfet_g5v0d10v5 pin 1 == 3 +No property mult found for device sky130_fd_pr__nfet_g5v0d10v5 +No property sa found for device sky130_fd_pr__nfet_g5v0d10v5 +No property sb found for device sky130_fd_pr__nfet_g5v0d10v5 +No property sd found for device sky130_fd_pr__nfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__nfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__nfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__nfet_g5v0d10v5 +No property area found for device sky130_fd_pr__nfet_g5v0d10v5 +No property perim found for device sky130_fd_pr__nfet_g5v0d10v5 +No property topography found for device sky130_fd_pr__nfet_g5v0d10v5 +Model sky130_fd_pr__nfet_g5v0d10v5 pin 1 == 3 +Model sky130_fd_pr__nfet_05v0_nvt pin 1 == 3 +No property mult found for device sky130_fd_pr__nfet_05v0_nvt +No property sa found for device sky130_fd_pr__nfet_05v0_nvt +No property sb found for device sky130_fd_pr__nfet_05v0_nvt +No property sd found for device sky130_fd_pr__nfet_05v0_nvt +No property nf found for device sky130_fd_pr__nfet_05v0_nvt +No property nrd found for device sky130_fd_pr__nfet_05v0_nvt +No property nrs found for device sky130_fd_pr__nfet_05v0_nvt +No property area found for device sky130_fd_pr__nfet_05v0_nvt +No property perim found for device sky130_fd_pr__nfet_05v0_nvt +No property topography found for device sky130_fd_pr__nfet_05v0_nvt +Model sky130_fd_pr__nfet_05v0_nvt pin 1 == 3 +No property as found for device sky130_fd_pr__nfet_05v0_nvt +No property ad found for device sky130_fd_pr__nfet_05v0_nvt +No property ps found for device sky130_fd_pr__nfet_05v0_nvt +No property pd found for device sky130_fd_pr__nfet_05v0_nvt +No property nf found for device sky130_fd_pr__nfet_05v0_nvt +No property nrd found for device sky130_fd_pr__nfet_05v0_nvt +No property nrs found for device sky130_fd_pr__nfet_05v0_nvt +Model sky130_fd_pr__pfet_01v8 pin 1 == 3 +No property mult found for device sky130_fd_pr__pfet_01v8 +No property sa found for device sky130_fd_pr__pfet_01v8 +No property sb found for device sky130_fd_pr__pfet_01v8 +No property sd found for device sky130_fd_pr__pfet_01v8 +No property nf found for device sky130_fd_pr__pfet_01v8 +No property nrd found for device sky130_fd_pr__pfet_01v8 +No property nrs found for device sky130_fd_pr__pfet_01v8 +No property area found for device sky130_fd_pr__pfet_01v8 +No property perim found for device sky130_fd_pr__pfet_01v8 +No property topography found for device sky130_fd_pr__pfet_01v8 +Model sky130_fd_pr__pfet_01v8 pin 1 == 3 +No property as found for device sky130_fd_pr__pfet_01v8 +No property ad found for device sky130_fd_pr__pfet_01v8 +No property ps found for device sky130_fd_pr__pfet_01v8 +No property pd found for device sky130_fd_pr__pfet_01v8 +No property nf found for device sky130_fd_pr__pfet_01v8 +No property nrd found for device sky130_fd_pr__pfet_01v8 +No property nrs found for device sky130_fd_pr__pfet_01v8 +Model sky130_fd_pr__pfet_01v8_hvt pin 1 == 3 +No property mult found for device sky130_fd_pr__pfet_01v8_hvt +No property sa found for device sky130_fd_pr__pfet_01v8_hvt +No property sb found for device sky130_fd_pr__pfet_01v8_hvt +No property sd found for device sky130_fd_pr__pfet_01v8_hvt +No property nf found for device sky130_fd_pr__pfet_01v8_hvt +No property nrd found for device sky130_fd_pr__pfet_01v8_hvt +No property nrs found for device sky130_fd_pr__pfet_01v8_hvt +No property area found for device sky130_fd_pr__pfet_01v8_hvt +No property perim found for device sky130_fd_pr__pfet_01v8_hvt +No property topography found for device sky130_fd_pr__pfet_01v8_hvt +Model sky130_fd_pr__pfet_01v8_hvt pin 1 == 3 +No property nf found for device sky130_fd_pr__pfet_01v8_hvt +No property nrd found for device sky130_fd_pr__pfet_01v8_hvt +No property nrs found for device sky130_fd_pr__pfet_01v8_hvt +Model sky130_fd_pr__pfet_g5v0d10v5 pin 1 == 3 +No property mult found for device sky130_fd_pr__pfet_g5v0d10v5 +No property sa found for device sky130_fd_pr__pfet_g5v0d10v5 +No property sb found for device sky130_fd_pr__pfet_g5v0d10v5 +No property sd found for device sky130_fd_pr__pfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__pfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__pfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__pfet_g5v0d10v5 +No property area found for device sky130_fd_pr__pfet_g5v0d10v5 +No property perim found for device sky130_fd_pr__pfet_g5v0d10v5 +No property topography found for device sky130_fd_pr__pfet_g5v0d10v5 +Model sky130_fd_pr__pfet_g5v0d10v5 pin 1 == 3 +Model sky130_fd_pr__esd_nfet_g5v0d10v5 pin 1 == 3 +No property mult found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property sa found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property sb found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property sd found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property area found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property perim found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property topography found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +Model sky130_fd_pr__esd_nfet_g5v0d10v5 pin 1 == 3 +No property as found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property ad found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property ps found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property pd found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +Model sky130_fd_pr__esd_pfet_g5v0d10v5 pin 1 == 3 +No property as found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property ad found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property ps found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property pd found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property value found for device sky130_fd_pr__diode_pw2nd_05v5 +No property mult found for device sky130_fd_pr__diode_pw2nd_05v5 +No property perim found for device sky130_fd_pr__diode_pw2nd_05v5 +No property value found for device sky130_fd_pr__diode_pw2nd_05v5 +No property mult found for device sky130_fd_pr__diode_pw2nd_05v5 +No property perim found for device sky130_fd_pr__diode_pw2nd_05v5 +No property value found for device sky130_fd_pr__diode_pd2nw_05v5 +No property mult found for device sky130_fd_pr__diode_pd2nw_05v5 +No property perim found for device sky130_fd_pr__diode_pd2nw_05v5 +No property value found for device sky130_fd_pr__diode_pd2nw_05v5 +No property mult found for device sky130_fd_pr__diode_pd2nw_05v5 +No property perim found for device sky130_fd_pr__diode_pd2nw_05v5 +No property value found for device sky130_fd_pr__diode_pw2nd_11v0 +No property mult found for device sky130_fd_pr__diode_pw2nd_11v0 +No property perim found for device sky130_fd_pr__diode_pw2nd_11v0 +No property value found for device sky130_fd_pr__diode_pw2nd_11v0 +No property mult found for device sky130_fd_pr__diode_pw2nd_11v0 +No property perim found for device sky130_fd_pr__diode_pw2nd_11v0 +No property area found for device sky130_fd_pr__cap_mim_m3_1 +No property value found for device sky130_fd_pr__cap_mim_m3_1 +No property mult found for device sky130_fd_pr__cap_mim_m3_1 +No property perim found for device sky130_fd_pr__cap_mim_m3_1 +No property mf found for device sky130_fd_pr__cap_mim_m3_1 +No property area found for device sky130_fd_pr__cap_mim_m3_1 +No property value found for device sky130_fd_pr__cap_mim_m3_1 +No property mult found for device sky130_fd_pr__cap_mim_m3_1 +No property perim found for device sky130_fd_pr__cap_mim_m3_1 +No property area found for device sky130_fd_pr__cap_mim_m3_2 +No property value found for device sky130_fd_pr__cap_mim_m3_2 +No property mult found for device sky130_fd_pr__cap_mim_m3_2 +No property perim found for device sky130_fd_pr__cap_mim_m3_2 +No property mf found for device sky130_fd_pr__cap_mim_m3_2 +No property area found for device sky130_fd_pr__cap_mim_m3_2 +No property value found for device sky130_fd_pr__cap_mim_m3_2 +No property mult found for device sky130_fd_pr__cap_mim_m3_2 +No property perim found for device sky130_fd_pr__cap_mim_m3_2 +Comparison output logged to file caravan_3_comp.out +Logging to file "caravan_3_comp.out" enabled +Circuit sky130_fd_pr__nfet_g5v0d10v5 contains no devices. +Circuit sky130_fd_pr__pfet_g5v0d10v5 contains no devices. +Circuit sky130_fd_pr__nfet_05v0_nvt contains no devices. +Circuit sky130_fd_pr__nfet_01v8_lvt contains no devices. +Circuit sky130_fd_pr__pfet_01v8_hvt contains no devices. +Circuit sky130_fd_pr__nfet_01v8 contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl_mux' +Circuit sky130_fd_io__gpiov2_octl_mux contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl_mux' +Circuit sky130_fd_io__gpiov2_octl_mux contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pupredrvr_strong_nd2' +Circuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 contains 18 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__res_generic_m1 instances: 2 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pupredrvr_strong_nd2' +Circuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 contains 16 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__res_generic_m1 instances: 2 +Circuit contains 17 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pupredrvr_strong_nd2' +Circuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 contains 14 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__res_generic_m1 instances: 1 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pupredrvr_strong_nd2' +Circuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 contains 14 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__res_generic_m1 instances: 1 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_pupredrvr_strong_nd2 sky130_fd_io__gpiov2_pupredrvr_strong_nd2 + +Flattening instances of sky130_fd_io__gpiov2_pupredrvr_strong_nd2 in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_pupredrvr_strong_nd2 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__tk_tie_r_out_esd' +Circuit sky130_fd_io__tk_tie_r_out_esd contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__tk_tie_r_out_esd' +Circuit sky130_fd_io__tk_tie_r_out_esd contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_cclat' +Circuit sky130_fd_io__com_cclat contains 63 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 29 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 34 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_cclat' +Circuit sky130_fd_io__com_cclat contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 16 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_cclat' +Circuit sky130_fd_io__com_cclat contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_cclat' +Circuit sky130_fd_io__com_cclat contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 16 nets. + +Circuit 1 contains 22 devices, Circuit 2 contains 22 devices. +Circuit 1 contains 16 nets, Circuit 2 contains 16 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pdpredrvr_strong' +Circuit sky130_fd_io__gpiov2_pdpredrvr_strong contains 1 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pdpredrvr_strong' +Circuit sky130_fd_io__gpiov2_pdpredrvr_strong contains 110 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 30 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__res_generic_m1 instances: 28 +Circuit contains 74 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pdpredrvr_strong' +Circuit sky130_fd_io__gpiov2_pdpredrvr_strong contains 1 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pdpredrvr_strong' +Circuit sky130_fd_io__gpiov2_pdpredrvr_strong contains 94 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 30 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 49 + Class: sky130_fd_pr__res_generic_m1 instances: 14 +Circuit contains 65 nets, and 1 disconnected pin. + +Circuit 1 contains 1 devices, Circuit 2 contains 94 devices. *** MISMATCH *** +Circuit 1 contains 7 nets, Circuit 2 contains 60 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_pdpredrvr_strong sky130_fd_io__gpiov2_pdpredrvr_strong + +Flattening instances of sky130_fd_io__gpiov2_pdpredrvr_strong in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_pdpredrvr_strong in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_res_weak' +Circuit sky130_fd_io__com_res_weak contains 20 device instances. + Class: sky130_fd_pr__res_generic_po instances: 8 + Class: sky130_fd_pr__res_generic_m1 instances: 12 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_res_weak' +Circuit sky130_fd_io__com_res_weak contains 20 device instances. + Class: sky130_fd_pr__res_generic_po instances: 8 + Class: sky130_fd_pr__res_generic_m1 instances: 12 +Circuit contains 16 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_res_weak' +Circuit sky130_fd_io__com_res_weak contains 15 device instances. + Class: sky130_fd_pr__res_generic_po instances: 8 + Class: sky130_fd_pr__res_generic_m1 instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_res_weak' +Circuit sky130_fd_io__com_res_weak contains 14 device instances. + Class: sky130_fd_pr__res_generic_po instances: 7 + Class: sky130_fd_pr__res_generic_m1 instances: 7 +Circuit contains 10 nets, and 1 disconnected pin. + +Circuit 1 contains 15 devices, Circuit 2 contains 14 devices. *** MISMATCH *** +Circuit 1 contains 11 nets, Circuit 2 contains 10 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__com_res_weak sky130_fd_io__com_res_weak + +Flattening instances of sky130_fd_io__com_res_weak in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__com_res_weak in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 56 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 56 +Circuit contains 30 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 71 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 28 + Class: sky130_fd_io__tk_tie_r_out_esd instances: 1 + Class: sky130_fd_pr__res_generic_m2 instances: 42 +Circuit contains 48 nets, and 1 disconnected pin. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 56 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 56 +Circuit contains 30 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 71 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 28 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__res_generic_m2 instances: 42 +Circuit contains 48 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 28 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 28 +Circuit contains 30 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 28 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__res_generic_m2 instances: 17 +Circuit contains 41 nets, and 1 disconnected pin. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 30 nets, Circuit 2 contains 23 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_pddrvr_strong sky130_fd_io__gpiov2_pddrvr_strong + +Flattening instances of sky130_fd_io__gpiov2_pddrvr_strong in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_pddrvr_strong in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__res250only_small' +Circuit sky130_fd_io__res250only_small contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__res250only_small' +Circuit sky130_fd_io__res250only_small contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__inv_1' +Circuit sky130_fd_io__inv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__inv_1' +Circuit sky130_fd_io__inv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__nor2_1' +Circuit sky130_fd_io__nor2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__nor2_1' +Circuit sky130_fd_io__nor2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__nand2_1' +Circuit sky130_fd_io__nand2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__nand2_1' +Circuit sky130_fd_io__nand2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +Circuit sky130_fd_pr__pfet_01v8 contains no devices. +Circuit sky130_fd_pr__esd_nfet_g5v0d10v5 contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_ctl_ls' +Circuit sky130_fd_io__com_ctl_ls contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 8 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_ctl_ls' +Circuit sky130_fd_io__com_ctl_ls contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 17 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_ctl_ls' +Circuit sky130_fd_io__com_ctl_ls contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_ctl_ls' +Circuit sky130_fd_io__com_ctl_ls contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 17 nets. + +Circuit 1 contains 20 devices, Circuit 2 contains 20 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 17 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__com_ctl_ls sky130_fd_io__com_ctl_ls + +Flattening instances of sky130_fd_io__com_ctl_ls in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__com_ctl_ls in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl' +Circuit sky130_fd_io__gpiov2_octl contains 173 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 55 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 98 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 8 +Circuit contains 77 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl' +Circuit sky130_fd_io__gpiov2_octl contains 106 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 47 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 68 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl' +Circuit sky130_fd_io__gpiov2_octl contains 106 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 47 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 77 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl' +Circuit sky130_fd_io__gpiov2_octl contains 106 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 47 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 68 nets. + +Circuit 1 contains 106 devices, Circuit 2 contains 106 devices. +Circuit 1 contains 77 nets, Circuit 2 contains 68 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_octl sky130_fd_io__gpiov2_octl + +Flattening instances of sky130_fd_io__gpiov2_octl in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_octl in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_obpredrvr' +Circuit sky130_fd_io__gpiov2_obpredrvr contains 127 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 50 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 34 + Class: sky130_fd_pr__res_generic_m1 instances: 39 +Circuit contains 81 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_obpredrvr' +Circuit sky130_fd_io__gpiov2_obpredrvr contains 205 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_m1 instances: 52 +Circuit contains 143 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_obpredrvr' +Circuit sky130_fd_io__gpiov2_obpredrvr contains 85 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 39 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 20 + Class: sky130_fd_pr__res_generic_m1 instances: 23 +Circuit contains 69 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_obpredrvr' +Circuit sky130_fd_io__gpiov2_obpredrvr contains 190 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_m1 instances: 37 +Circuit contains 133 nets, and 1 disconnected pin. + +Circuit 1 contains 85 devices, Circuit 2 contains 190 devices. *** MISMATCH *** +Circuit 1 contains 64 nets, Circuit 2 contains 121 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_obpredrvr sky130_fd_io__gpiov2_obpredrvr + +Flattening instances of sky130_fd_io__gpiov2_obpredrvr in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_obpredrvr in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux_decoder' +Circuit sky130_fd_io__gpiov2_amux_decoder contains 23 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_io__inv_1 instances: 15 +Circuit contains 60 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux_decoder' +Circuit sky130_fd_io__gpiov2_amux_decoder contains 95 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 38 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 +Circuit contains 80 nets. + +Circuit 1 contains 23 devices, Circuit 2 contains 95 devices. *** MISMATCH *** +Circuit 1 contains 60 nets, Circuit 2 contains 80 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_amux_decoder sky130_fd_io__gpiov2_amux_decoder + +Flattening instances of sky130_fd_io__gpiov2_amux_decoder in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_amux_decoder in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath_hvls' +Circuit sky130_fd_io__gpiov2_ipath_hvls contains 41 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 23 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 18 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath_hvls' +Circuit sky130_fd_io__gpiov2_ipath_hvls contains 21 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 10 +Circuit contains 21 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath_hvls' +Circuit sky130_fd_io__gpiov2_ipath_hvls contains 21 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 10 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath_hvls' +Circuit sky130_fd_io__gpiov2_ipath_hvls contains 21 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 10 +Circuit contains 21 nets. + +Circuit 1 contains 21 devices, Circuit 2 contains 21 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_vcchib_in_buf' +Circuit sky130_fd_io__gpiov2_vcchib_in_buf contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 9 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_vcchib_in_buf' +Circuit sky130_fd_io__gpiov2_vcchib_in_buf contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 5 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_vcchib_in_buf' +Circuit sky130_fd_io__gpiov2_vcchib_in_buf contains 15 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_vcchib_in_buf' +Circuit sky130_fd_io__gpiov2_vcchib_in_buf contains 15 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 12 nets. + +Circuit 1 contains 15 devices, Circuit 2 contains 15 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_in_buf' +Circuit sky130_fd_io__gpiov2_in_buf contains 53 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 32 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 +Circuit contains 20 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_in_buf' +Circuit sky130_fd_io__gpiov2_in_buf contains 29 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 14 +Circuit contains 20 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_in_buf' +Circuit sky130_fd_io__gpiov2_in_buf contains 28 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 14 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 14 +Circuit contains 20 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_in_buf' +Circuit sky130_fd_io__gpiov2_in_buf contains 28 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 14 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 14 +Circuit contains 20 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 20 nets, Circuit 2 contains 20 nets. + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_in_buf sky130_fd_io__gpiov2_in_buf + +Flattening instances of sky130_fd_io__gpiov2_in_buf in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_in_buf in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_inbuf_lvinv_x1' +Circuit sky130_fd_io__gpiov2_inbuf_lvinv_x1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_inbuf_lvinv_x1' +Circuit sky130_fd_io__gpiov2_inbuf_lvinv_x1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 6 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_inbuf_lvinv_x1 sky130_fd_io__gpiov2_inbuf_lvinv_x1 + +Flattening instances of sky130_fd_io__gpiov2_inbuf_lvinv_x1 in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_inbuf_lvinv_x1 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath_lvls' +Circuit sky130_fd_io__gpiov2_ipath_lvls contains 31 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8 instances: 16 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath_lvls' +Circuit sky130_fd_io__gpiov2_ipath_lvls contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 18 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath_lvls' +Circuit sky130_fd_io__gpiov2_ipath_lvls contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath_lvls' +Circuit sky130_fd_io__gpiov2_ipath_lvls contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 18 nets. + +Circuit 1 contains 18 devices, Circuit 2 contains 18 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 18 nets. + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ipath_lvls sky130_fd_io__gpiov2_ipath_lvls + +Flattening instances of sky130_fd_io__gpiov2_ipath_lvls in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_ipath_lvls in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__signal_5_sym_hv_local_5term' +Circuit sky130_fd_io__signal_5_sym_hv_local_5term contains 3 device instances. + Class: sky130_fd_pr__esd_nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m1 instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__signal_5_sym_hv_local_5term' +Circuit sky130_fd_io__signal_5_sym_hv_local_5term contains 3 device instances. + Class: sky130_fd_pr__esd_nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m1 instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 3 devices, Circuit 2 contains 3 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__res75only_small' +Circuit sky130_fd_io__res75only_small contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__res75only_small' +Circuit sky130_fd_io__res75only_small contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl_dat' +Circuit sky130_fd_io__gpiov2_octl_dat contains 469 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 153 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 177 + Class: sky130_fd_pr__res_generic_m1 instances: 51 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 +Circuit contains 223 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl_dat' +Circuit sky130_fd_io__gpiov2_octl_dat contains 337 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 6 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 142 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 130 + Class: sky130_fd_pr__res_generic_m1 instances: 37 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 6 +Circuit contains 215 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl_dat' +Circuit sky130_fd_io__gpiov2_octl_dat contains 337 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 6 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 142 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 130 + Class: sky130_fd_pr__res_generic_m1 instances: 37 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 6 +Circuit contains 214 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl_dat' +Circuit sky130_fd_io__gpiov2_octl_dat contains 337 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 6 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 142 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 130 + Class: sky130_fd_pr__res_generic_m1 instances: 37 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 6 +Circuit contains 215 nets, and 1 disconnected pin. + +Circuit 1 contains 337 devices, Circuit 2 contains 337 devices. +Circuit 1 contains 204 nets, Circuit 2 contains 203 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_octl_dat sky130_fd_io__gpiov2_octl_dat + +Flattening instances of sky130_fd_io__gpiov2_octl_dat in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_octl_dat in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux_ctl_logic' +Circuit sky130_fd_io__gpiov2_amux_ctl_logic contains 23 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_io__inv_1 instances: 15 +Circuit contains 60 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux_ctl_logic' +Circuit sky130_fd_io__gpiov2_amux_ctl_logic contains 242 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 105 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 72 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 156 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux_ctl_logic' +Circuit sky130_fd_io__gpiov2_amux_ctl_logic contains 23 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_io__inv_1 instances: 15 +Circuit contains 60 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux_ctl_logic' +Circuit sky130_fd_io__gpiov2_amux_ctl_logic contains 241 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 105 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 71 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 156 nets. + +Circuit 1 contains 23 devices, Circuit 2 contains 241 devices. *** MISMATCH *** +Circuit 1 contains 60 nets, Circuit 2 contains 156 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_amux_ctl_logic sky130_fd_io__gpiov2_amux_ctl_logic + +Flattening instances of sky130_fd_io__gpiov2_amux_ctl_logic in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_amux_ctl_logic in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ibuf_se' +Circuit sky130_fd_io__gpiov2_ibuf_se contains 70 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 27 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 45 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ibuf_se' +Circuit sky130_fd_io__gpiov2_ibuf_se contains 64 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 47 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ibuf_se' +Circuit sky130_fd_io__gpiov2_ibuf_se contains 64 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 45 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ibuf_se' +Circuit sky130_fd_io__gpiov2_ibuf_se contains 64 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 47 nets. + +Circuit 1 contains 64 devices, Circuit 2 contains 64 devices. +Circuit 1 contains 45 nets, Circuit 2 contains 45 nets. + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ibuf_se sky130_fd_io__gpiov2_ibuf_se + +Flattening instances of sky130_fd_io__gpiov2_ibuf_se in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_ibuf_se in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ctl_lsbank' +Circuit sky130_fd_io__gpiov2_ctl_lsbank contains 240 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 48 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 48 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 + Class: sky130_fd_pr__res_generic_m1 instances: 42 + Class: sky130_fd_pr__res_generic_m2 instances: 6 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 48 +Circuit contains 125 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ctl_lsbank' +Circuit sky130_fd_io__gpiov2_ctl_lsbank contains 168 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 48 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 + Class: sky130_fd_pr__res_generic_m1 instances: 42 + Class: sky130_fd_pr__res_generic_m2 instances: 6 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 12 +Circuit contains 121 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ctl_lsbank' +Circuit sky130_fd_io__gpiov2_ctl_lsbank contains 150 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 48 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 + Class: sky130_fd_pr__res_generic_m1 instances: 26 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 12 +Circuit contains 113 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ctl_lsbank' +Circuit sky130_fd_io__gpiov2_ctl_lsbank contains 149 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 48 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 + Class: sky130_fd_pr__res_generic_m1 instances: 25 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 12 +Circuit contains 109 nets. + +Circuit 1 contains 150 devices, Circuit 2 contains 149 devices. *** MISMATCH *** +Circuit 1 contains 107 nets, Circuit 2 contains 102 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ctl_lsbank sky130_fd_io__gpiov2_ctl_lsbank + +Flattening instances of sky130_fd_io__gpiov2_ctl_lsbank in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_ctl_lsbank in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__pad_esd' +Circuit sky130_fd_io__pad_esd contains 1 device instances. + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 2 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__pad_esd' +Circuit sky130_fd_io__pad_esd contains 1 device instances. + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 2 nets, and 1 disconnected pin. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + Flattening non-matched subcircuits sky130_fd_io__pad_esd sky130_fd_io__pad_esd + +Flattening instances of sky130_fd_io__pad_esd in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__pad_esd in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v +Circuit sky130_fd_pr__res_generic_nd contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux' +Circuit sky130_fd_io__gpiov2_amux contains 117 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 58 + Class: sky130_fd_io__res75only_small instances: 14 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 22 +Circuit contains 109 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux' +Circuit sky130_fd_io__gpiov2_amux contains 289 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 131 + Class: sky130_fd_io__res75only_small instances: 14 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 79 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 176 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux' +Circuit sky130_fd_io__gpiov2_amux contains 55 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 12 + Class: sky130_fd_io__res75only_small instances: 14 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 6 +Circuit contains 109 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux' +Circuit sky130_fd_io__gpiov2_amux contains 285 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 127 + Class: sky130_fd_io__res75only_small instances: 14 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 79 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 176 nets. + +Circuit 1 contains 55 devices, Circuit 2 contains 285 devices. *** MISMATCH *** +Circuit 1 contains 109 nets, Circuit 2 contains 176 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_amux sky130_fd_io__gpiov2_amux + +Flattening instances of sky130_fd_io__gpiov2_amux in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_amux in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath' +Circuit sky130_fd_io__gpiov2_ipath contains 113 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_io__res250only_small instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 37 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 51 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 66 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath' +Circuit sky130_fd_io__gpiov2_ipath contains 98 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_io__res250only_small instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 37 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 36 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 68 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath' +Circuit sky130_fd_io__gpiov2_ipath contains 98 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_io__res250only_small instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 37 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 36 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 66 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath' +Circuit sky130_fd_io__gpiov2_ipath contains 98 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_io__res250only_small instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 37 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 36 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 68 nets. + +Circuit 1 contains 98 devices, Circuit 2 contains 98 devices. +Circuit 1 contains 66 nets, Circuit 2 contains 64 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ipath sky130_fd_io__gpiov2_ipath + +Flattening instances of sky130_fd_io__gpiov2_ipath in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_ipath in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ctl' +Circuit sky130_fd_io__gpiov2_ctl contains 287 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 94 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 104 + Class: sky130_fd_pr__res_generic_m1 instances: 29 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 142 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ctl' +Circuit sky130_fd_io__gpiov2_ctl contains 208 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 74 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_m1 instances: 28 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 139 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ctl' +Circuit sky130_fd_io__gpiov2_ctl contains 208 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 74 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_m1 instances: 28 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 142 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ctl' +Circuit sky130_fd_io__gpiov2_ctl contains 208 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 74 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_m1 instances: 28 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 139 nets. + +Circuit 1 contains 208 devices, Circuit 2 contains 208 devices. +Circuit 1 contains 135 nets, Circuit 2 contains 132 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ctl sky130_fd_io__gpiov2_ctl + +Flattening instances of sky130_fd_io__gpiov2_ctl in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__gpiov2_ctl in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_busses_esd' +Circuit sky130_fd_io__com_busses_esd contains 1 device instances. + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 2 nets, and 17 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_busses_esd' +Circuit sky130_fd_io__com_busses_esd contains 1 device instances. + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 3 nets, and 12 disconnected pins. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + Flattening non-matched subcircuits sky130_fd_io__com_busses_esd sky130_fd_io__com_busses_esd + +Flattening instances of sky130_fd_io__com_busses_esd in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__com_busses_esd in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1293 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 52 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 485 + Class: sky130_fd_pr__res_generic_po instances: 15 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 413 + Class: sky130_fd_pr__res_generic_m1 instances: 74 + Class: sky130_fd_pr__res_generic_m2 instances: 76 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 52 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 661 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1047 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 13 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_io__tk_tie_r_out_esd instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 322 + Class: sky130_fd_pr__res_generic_m1 instances: 74 + Class: sky130_fd_pr__res_generic_m2 instances: 51 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 657 nets. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1293 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 52 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 485 + Class: sky130_fd_pr__res_generic_po instances: 15 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 413 + Class: sky130_fd_pr__res_generic_m1 instances: 74 + Class: sky130_fd_pr__res_generic_m2 instances: 76 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 52 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 661 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1047 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 322 + Class: sky130_fd_pr__res_generic_m1 instances: 74 + Class: sky130_fd_pr__res_generic_m2 instances: 51 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 657 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 647 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 651 nets. + +Circuit 1 contains 1006 devices, Circuit 2 contains 1006 devices. +Circuit 1 contains 599 nets, Circuit 2 contains 597 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__top_gpiov2 sky130_fd_io__top_gpiov2 + +Flattening instances of sky130_fd_io__top_gpiov2 in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__top_gpiov2 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v +Circuit sky130_fd_pr__res_generic_nd__hv contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_2' +Circuit sky130_fd_sc_hd__nand2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_2' +Circuit sky130_fd_sc_hd__nand2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_2' +Circuit sky130_fd_sc_hd__nand2_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_2' +Circuit sky130_fd_sc_hd__nand2_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_2' +Circuit sky130_fd_sc_hd__inv_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_2' +Circuit sky130_fd_sc_hd__inv_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_2' +Circuit sky130_fd_sc_hd__inv_2 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_2' +Circuit sky130_fd_sc_hd__inv_2 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_2' +Circuit sky130_fd_sc_hd__nor2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_2' +Circuit sky130_fd_sc_hd__nor2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_2' +Circuit sky130_fd_sc_hd__nor2_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_2' +Circuit sky130_fd_sc_hd__nor2_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__conb_1' +Circuit sky130_fd_sc_hd__conb_1 contains 2 device instances. + Class: sky130_fd_pr__res_generic_po instances: 2 +Circuit contains 4 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__conb_1' +Circuit sky130_fd_sc_hd__conb_1 contains 2 device instances. + Class: sky130_fd_pr__res_generic_po instances: 2 +Circuit contains 4 nets, and 2 disconnected pins. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_6' +Circuit sky130_fd_sc_hd__decap_6 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_6' +Circuit sky130_fd_sc_hd__decap_6 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_8' +Circuit sky130_fd_sc_hd__decap_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_8' +Circuit sky130_fd_sc_hd__decap_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_3' +Circuit sky130_fd_sc_hd__decap_3 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_3' +Circuit sky130_fd_sc_hd__decap_3 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_4' +Circuit sky130_fd_sc_hd__decap_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_4' +Circuit sky130_fd_sc_hd__decap_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_ef_io__gpiov2_pad' +Circuit sky130_ef_io__gpiov2_pad contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 648 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_ef_io__gpiov2_pad' +Circuit sky130_ef_io__gpiov2_pad contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 651 nets. + +Circuit 1 contains 1006 devices, Circuit 2 contains 1006 devices. +Circuit 1 contains 599 nets, Circuit 2 contains 597 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_ef_io__gpiov2_pad sky130_ef_io__gpiov2_pad + +Flattening instances of sky130_ef_io__gpiov2_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__gpiov2_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_power_lvc_wpad' +Circuit sky130_fd_io__top_power_lvc_wpad contains 467 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 413 + Class: sky130_fd_pr__pfet_01v8 instances: 40 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 8 + Class: sky130_fd_pr__res_generic_po instances: 5 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_power_lvc_wpad' +Circuit sky130_fd_io__top_power_lvc_wpad contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 5 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 13 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_power_lvc_wpad' +Circuit sky130_fd_io__top_power_lvc_wpad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_power_lvc_wpad' +Circuit sky130_fd_io__top_power_lvc_wpad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 13 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + +Combined 8 parallel devices. +Combined 8 parallel devices. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + Flattening non-matched subcircuits sky130_fd_io__top_power_lvc_wpad sky130_fd_io__top_power_lvc_wpad + +Flattening instances of sky130_fd_io__top_power_lvc_wpad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__top_power_lvc_wpad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_16' +Circuit sky130_fd_sc_hd__buf_16 contains 44 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 22 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 22 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_16' +Circuit sky130_fd_sc_hd__buf_16 contains 44 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 22 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 22 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_16' +Circuit sky130_fd_sc_hd__buf_16 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_16' +Circuit sky130_fd_sc_hd__buf_16 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__simple_pad_and_busses' +Circuit sky130_fd_io__simple_pad_and_busses contains 1 device instances. + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 2 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__simple_pad_and_busses' +Circuit sky130_fd_io__simple_pad_and_busses contains 1 device instances. + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 13 disconnected pins. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + Flattening non-matched subcircuits sky130_fd_io__simple_pad_and_busses sky130_fd_io__simple_pad_and_busses + +Flattening instances of sky130_fd_io__simple_pad_and_busses in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__simple_pad_and_busses in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_power_hvc_wpadv2' +Circuit sky130_fd_io__top_power_hvc_wpadv2 contains 233 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 177 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 50 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 20 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_power_hvc_wpadv2' +Circuit sky130_fd_io__top_power_hvc_wpadv2 contains 12 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 5 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 13 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_power_hvc_wpadv2' +Circuit sky130_fd_io__top_power_hvc_wpadv2 contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 20 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_power_hvc_wpadv2' +Circuit sky130_fd_io__top_power_hvc_wpadv2 contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 13 disconnected pins. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + Flattening non-matched subcircuits sky130_fd_io__top_power_hvc_wpadv2 sky130_fd_io__top_power_hvc_wpadv2 + +Flattening instances of sky130_fd_io__top_power_hvc_wpadv2 in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__top_power_hvc_wpadv2 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_ground_hvc_wpad' +Circuit sky130_fd_io__top_ground_hvc_wpad contains 233 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 177 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 50 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_ground_hvc_wpad' +Circuit sky130_fd_io__top_ground_hvc_wpad contains 12 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 5 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 13 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_ground_hvc_wpad' +Circuit sky130_fd_io__top_ground_hvc_wpad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_ground_hvc_wpad' +Circuit sky130_fd_io__top_ground_hvc_wpad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 13 disconnected pins. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + Flattening non-matched subcircuits sky130_fd_io__top_ground_hvc_wpad sky130_fd_io__top_ground_hvc_wpad + +Flattening instances of sky130_fd_io__top_ground_hvc_wpad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__top_ground_hvc_wpad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_ground_lvc_wpad' +Circuit sky130_fd_io__top_ground_lvc_wpad contains 467 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 413 + Class: sky130_fd_pr__pfet_01v8 instances: 40 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 8 + Class: sky130_fd_pr__res_generic_po instances: 5 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_ground_lvc_wpad' +Circuit sky130_fd_io__top_ground_lvc_wpad contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 5 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 13 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_ground_lvc_wpad' +Circuit sky130_fd_io__top_ground_lvc_wpad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_ground_lvc_wpad' +Circuit sky130_fd_io__top_ground_lvc_wpad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 13 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + +Combined 8 parallel devices. +Combined 8 parallel devices. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + Flattening non-matched subcircuits sky130_fd_io__top_ground_lvc_wpad sky130_fd_io__top_ground_lvc_wpad + +Flattening instances of sky130_fd_io__top_ground_lvc_wpad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__top_ground_lvc_wpad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__xres4v2_in_buf' +Circuit sky130_fd_io__xres4v2_in_buf contains 55 device instances. + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 22 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 26 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 31 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__xres4v2_in_buf' +Circuit sky130_fd_io__xres4v2_in_buf contains 41 device instances. + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 13 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 31 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__xres4v2_in_buf' +Circuit sky130_fd_io__xres4v2_in_buf contains 41 device instances. + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 13 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 31 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__xres4v2_in_buf' +Circuit sky130_fd_io__xres4v2_in_buf contains 41 device instances. + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 13 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 31 nets. + +Circuit 1 contains 41 devices, Circuit 2 contains 41 devices. +Circuit 1 contains 31 nets, Circuit 2 contains 31 nets. + + Flattening non-matched subcircuits sky130_fd_io__xres4v2_in_buf sky130_fd_io__xres4v2_in_buf + +Flattening instances of sky130_fd_io__xres4v2_in_buf in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__xres4v2_in_buf in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__ebufn_4' +Circuit I9_sky130_fd_sc_hd__ebufn_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__ebufn_4' +Circuit sky130_fd_sc_hd__ebufn_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__ebufn_4' +Circuit I9_sky130_fd_sc_hd__ebufn_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__ebufn_4' +Circuit sky130_fd_sc_hd__ebufn_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__dlclkp_1' +Circuit I9_sky130_fd_sc_hd__dlclkp_1 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dlclkp_1' +Circuit sky130_fd_sc_hd__dlclkp_1 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 17 nets. + +Circuit 1 contains 20 devices, Circuit 2 contains 20 devices. +Circuit 1 contains 17 nets, Circuit 2 contains 17 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__dlxtp_1' +Circuit I9_sky130_fd_sc_hd__dlxtp_1 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dlxtp_1' +Circuit sky130_fd_sc_hd__dlxtp_1 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 16 nets. + +Circuit 1 contains 18 devices, Circuit 2 contains 18 devices. +Circuit 1 contains 16 nets, Circuit 2 contains 16 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__inv_1' +Circuit I9_sky130_fd_sc_hd__inv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_1' +Circuit sky130_fd_sc_hd__inv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__mux4_1' +Circuit I9_sky130_fd_sc_hd__mux4_1 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux4_1' +Circuit sky130_fd_sc_hd__mux4_1 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 24 nets. + +Circuit 1 contains 26 devices, Circuit 2 contains 26 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__nor4b_2' +Circuit I9_sky130_fd_sc_hd__nor4b_2 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_2' +Circuit sky130_fd_sc_hd__nor4b_2 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__nor4b_2' +Circuit I9_sky130_fd_sc_hd__nor4b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_2' +Circuit sky130_fd_sc_hd__nor4b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + +Circuit sky130_fd_pr__cap_mim_m3_2 contains no devices. +Circuit sky130_fd_pr__res_generic_pd__hv contains no devices. +Circuit sky130_fd_pr__cap_mim_m3_1 contains no devices. +Circuit sky130_fd_pr__res_xhigh_po contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_12' +Circuit sky130_fd_sc_hd__decap_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_12' +Circuit sky130_fd_sc_hd__decap_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__conb_1' +Circuit sky130_fd_sc_hvl__conb_1 contains 2 device instances. + Class: sky130_fd_pr__res_generic_po instances: 2 +Circuit contains 4 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__conb_1' +Circuit sky130_fd_sc_hvl__conb_1 contains 2 device instances. + Class: sky130_fd_pr__res_generic_po instances: 2 +Circuit contains 4 nets, and 2 disconnected pins. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__lsbufhv2lv_1' +Circuit sky130_fd_sc_hvl__lsbufhv2lv_1 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__lsbufhv2lv_1' +Circuit sky130_fd_sc_hvl__lsbufhv2lv_1 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__lsbufhv2lv_1' +Circuit sky130_fd_sc_hvl__lsbufhv2lv_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__lsbufhv2lv_1' +Circuit sky130_fd_sc_hvl__lsbufhv2lv_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 11 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_sc_hvl__lsbufhv2lv_1 sky130_fd_sc_hvl__lsbufhv2lv_1 + +Flattening instances of sky130_fd_sc_hvl__lsbufhv2lv_1 in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_sc_hvl__lsbufhv2lv_1 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_2' +Circuit sky130_fd_sc_hd__clkbuf_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_2' +Circuit sky130_fd_sc_hd__clkbuf_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_2' +Circuit sky130_fd_sc_hd__clkbuf_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_2' +Circuit sky130_fd_sc_hd__clkbuf_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_4' +Circuit sky130_fd_sc_hd__clkbuf_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_4' +Circuit sky130_fd_sc_hd__clkbuf_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_4' +Circuit sky130_fd_sc_hd__clkbuf_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_4' +Circuit sky130_fd_sc_hd__clkbuf_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3b_2' +Circuit sky130_fd_sc_hd__nor3b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_2' +Circuit sky130_fd_sc_hd__nor3b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3b_2' +Circuit sky130_fd_sc_hd__nor3b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_2' +Circuit sky130_fd_sc_hd__nor3b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_2' +Circuit sky130_fd_sc_hd__and3b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_2' +Circuit sky130_fd_sc_hd__and3b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_2' +Circuit sky130_fd_sc_hd__and3b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_2' +Circuit sky130_fd_sc_hd__and3b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_2' +Circuit sky130_fd_sc_hd__and3_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_2' +Circuit sky130_fd_sc_hd__and3_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_2' +Circuit sky130_fd_sc_hd__and3_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_2' +Circuit sky130_fd_sc_hd__and3_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_16' +Circuit sky130_fd_sc_hd__clkbuf_16 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_16' +Circuit sky130_fd_sc_hd__clkbuf_16 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_16' +Circuit sky130_fd_sc_hd__clkbuf_16 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_16' +Circuit sky130_fd_sc_hd__clkbuf_16 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfxtp_1' +Circuit sky130_fd_sc_hd__dfxtp_1 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_1' +Circuit sky130_fd_sc_hd__dfxtp_1 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. + +Circuit 1 contains 24 devices, Circuit 2 contains 24 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 18 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4bb_2' +Circuit sky130_fd_sc_hd__and4bb_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_2' +Circuit sky130_fd_sc_hd__and4bb_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4bb_2' +Circuit sky130_fd_sc_hd__and4bb_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_2' +Circuit sky130_fd_sc_hd__and4bb_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_2' +Circuit sky130_fd_sc_hd__and4b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_2' +Circuit sky130_fd_sc_hd__and4b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_2' +Circuit sky130_fd_sc_hd__and4b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_2' +Circuit sky130_fd_sc_hd__and4b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4_2' +Circuit sky130_fd_sc_hd__and4_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_2' +Circuit sky130_fd_sc_hd__and4_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4_2' +Circuit sky130_fd_sc_hd__and4_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_2' +Circuit sky130_fd_sc_hd__and4_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_1' +Circuit sky130_fd_sc_hd__and2_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_1' +Circuit sky130_fd_sc_hd__and2_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__diode_2' +Circuit sky130_fd_sc_hd__diode_2 contains 1 device instances. + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 1 +Circuit contains 2 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__diode_2' +Circuit sky130_fd_sc_hd__diode_2 contains 1 device instances. + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 1 +Circuit contains 2 nets, and 3 disconnected pins. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_ef_sc_hd__decap_12' +Circuit sky130_ef_sc_hd__decap_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_ef_sc_hd__decap_12' +Circuit sky130_ef_sc_hd__decap_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_2' +Circuit sky130_fd_sc_hd__and2b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_2' +Circuit sky130_fd_sc_hd__and2b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_2' +Circuit sky130_fd_sc_hd__and2b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_2' +Circuit sky130_fd_sc_hd__and2b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_2' +Circuit sky130_fd_sc_hd__and2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_2' +Circuit sky130_fd_sc_hd__and2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_2' +Circuit sky130_fd_sc_hd__and2_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_2' +Circuit sky130_fd_sc_hd__and2_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_1' +Circuit sky130_fd_sc_hd__mux2_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_1' +Circuit sky130_fd_sc_hd__mux2_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_2' +Circuit sky130_fd_sc_hd__nand2b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_2' +Circuit sky130_fd_sc_hd__nand2b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_2' +Circuit sky130_fd_sc_hd__nand2b_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_2' +Circuit sky130_fd_sc_hd__nand2b_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_4' +Circuit sky130_fd_sc_hd__dfrtp_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_4' +Circuit sky130_fd_sc_hd__dfrtp_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 21 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_4' +Circuit sky130_fd_sc_hd__dfrtp_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_4' +Circuit sky130_fd_sc_hd__dfrtp_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfbbn_2' +Circuit sky130_fd_sc_hd__dfbbn_2 contains 44 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 22 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 22 +Circuit contains 29 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfbbn_2' +Circuit sky130_fd_sc_hd__dfbbn_2 contains 44 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 22 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 22 +Circuit contains 29 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfbbn_2' +Circuit sky130_fd_sc_hd__dfbbn_2 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 29 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfbbn_2' +Circuit sky130_fd_sc_hd__dfbbn_2 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 29 nets. + +Circuit 1 contains 40 devices, Circuit 2 contains 40 devices. +Circuit 1 contains 29 nets, Circuit 2 contains 29 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_4' +Circuit sky130_fd_sc_hd__mux2_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_4' +Circuit sky130_fd_sc_hd__mux2_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_4' +Circuit sky130_fd_sc_hd__mux2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_4' +Circuit sky130_fd_sc_hd__mux2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_0' +Circuit sky130_fd_sc_hd__and2_0 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_0' +Circuit sky130_fd_sc_hd__and2_0 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dlygate4sd3_1' +Circuit sky130_fd_sc_hd__dlygate4sd3_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dlygate4sd3_1' +Circuit sky130_fd_sc_hd__dlygate4sd3_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_2' +Circuit sky130_fd_sc_hd__buf_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_2' +Circuit sky130_fd_sc_hd__buf_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_2' +Circuit sky130_fd_sc_hd__buf_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_2' +Circuit sky130_fd_sc_hd__buf_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__or2_0' +Circuit sky130_fd_sc_hd__or2_0 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_0' +Circuit sky130_fd_sc_hd__or2_0 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__macro_sparecell' +Circuit sky130_fd_sc_hd__macro_sparecell contains 7 device instances. + Class: sky130_fd_sc_hd__inv_2 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__macro_sparecell' +Circuit sky130_fd_sc_hd__macro_sparecell contains 7 device instances. + Class: sky130_fd_sc_hd__inv_2 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 12 nets. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'gpio_logic_high' +Circuit gpio_logic_high contains 19 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 13 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'gpio_logic_high' +Circuit gpio_logic_high contains 19 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 13 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 4 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_logic_high' +Circuit gpio_logic_high contains 5 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'gpio_logic_high' +Circuit gpio_logic_high contains 5 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 5 devices, Circuit 2 contains 5 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_4' +Circuit sky130_fd_sc_hd__o21ai_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_4' +Circuit sky130_fd_sc_hd__o21ai_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_4' +Circuit sky130_fd_sc_hd__o21ai_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_4' +Circuit sky130_fd_sc_hd__o21ai_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_2' +Circuit sky130_fd_sc_hd__o21ai_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_2' +Circuit sky130_fd_sc_hd__o21ai_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_2' +Circuit sky130_fd_sc_hd__o21ai_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_2' +Circuit sky130_fd_sc_hd__o21ai_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_2' +Circuit sky130_fd_sc_hd__dfrtp_2 contains 30 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 15 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 15 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_2' +Circuit sky130_fd_sc_hd__dfrtp_2 contains 30 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 15 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 15 +Circuit contains 21 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_2' +Circuit sky130_fd_sc_hd__dfrtp_2 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_2' +Circuit sky130_fd_sc_hd__dfrtp_2 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_2' +Circuit sky130_fd_sc_hd__a211o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_2' +Circuit sky130_fd_sc_hd__a211o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_2' +Circuit sky130_fd_sc_hd__a211o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_2' +Circuit sky130_fd_sc_hd__a211o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xnor2_2' +Circuit sky130_fd_sc_hd__xnor2_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_2' +Circuit sky130_fd_sc_hd__xnor2_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xnor2_2' +Circuit sky130_fd_sc_hd__xnor2_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_2' +Circuit sky130_fd_sc_hd__xnor2_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_1' +Circuit sky130_fd_sc_hd__clkinv_1 contains 3 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_1' +Circuit sky130_fd_sc_hd__clkinv_1 contains 3 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_1' +Circuit sky130_fd_sc_hd__clkinv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_1' +Circuit sky130_fd_sc_hd__clkinv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_2' +Circuit sky130_fd_sc_hd__o21a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_2' +Circuit sky130_fd_sc_hd__o21a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_2' +Circuit sky130_fd_sc_hd__o21a_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_2' +Circuit sky130_fd_sc_hd__o21a_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvp_2' +Circuit sky130_fd_sc_hd__einvp_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvp_2' +Circuit sky130_fd_sc_hd__einvp_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvp_2' +Circuit sky130_fd_sc_hd__einvp_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvp_2' +Circuit sky130_fd_sc_hd__einvp_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvn_8' +Circuit sky130_fd_sc_hd__einvn_8 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvn_8' +Circuit sky130_fd_sc_hd__einvn_8 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvn_8' +Circuit sky130_fd_sc_hd__einvn_8 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvn_8' +Circuit sky130_fd_sc_hd__einvn_8 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_2' +Circuit sky130_fd_sc_hd__mux2_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_2' +Circuit sky130_fd_sc_hd__mux2_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_2' +Circuit sky130_fd_sc_hd__mux2_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_2' +Circuit sky130_fd_sc_hd__mux2_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111a_2' +Circuit sky130_fd_sc_hd__o2111a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_2' +Circuit sky130_fd_sc_hd__o2111a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111a_2' +Circuit sky130_fd_sc_hd__o2111a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_2' +Circuit sky130_fd_sc_hd__o2111a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_2' +Circuit sky130_fd_sc_hd__a21o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_2' +Circuit sky130_fd_sc_hd__a21o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_2' +Circuit sky130_fd_sc_hd__a21o_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_2' +Circuit sky130_fd_sc_hd__a21o_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvn_4' +Circuit sky130_fd_sc_hd__einvn_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvn_4' +Circuit sky130_fd_sc_hd__einvn_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvn_4' +Circuit sky130_fd_sc_hd__einvn_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvn_4' +Circuit sky130_fd_sc_hd__einvn_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_2' +Circuit sky130_fd_sc_hd__o31a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_2' +Circuit sky130_fd_sc_hd__o31a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_2' +Circuit sky130_fd_sc_hd__o31a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_2' +Circuit sky130_fd_sc_hd__o31a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211a_2' +Circuit sky130_fd_sc_hd__o211a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_2' +Circuit sky130_fd_sc_hd__o211a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211a_2' +Circuit sky130_fd_sc_hd__o211a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_2' +Circuit sky130_fd_sc_hd__o211a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o22a_2' +Circuit sky130_fd_sc_hd__o22a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_2' +Circuit sky130_fd_sc_hd__o22a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o22a_2' +Circuit sky130_fd_sc_hd__o22a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_2' +Circuit sky130_fd_sc_hd__o22a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_2' +Circuit sky130_fd_sc_hd__nand3b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_2' +Circuit sky130_fd_sc_hd__nand3b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_2' +Circuit sky130_fd_sc_hd__nand3b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_2' +Circuit sky130_fd_sc_hd__nand3b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_1' +Circuit sky130_fd_sc_hd__clkbuf_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_1' +Circuit sky130_fd_sc_hd__clkbuf_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_2' +Circuit sky130_fd_sc_hd__nand4b_2 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_2' +Circuit sky130_fd_sc_hd__nand4b_2 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_2' +Circuit sky130_fd_sc_hd__nand4b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_2' +Circuit sky130_fd_sc_hd__nand4b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_2' +Circuit sky130_fd_sc_hd__nand3_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_2' +Circuit sky130_fd_sc_hd__nand3_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_2' +Circuit sky130_fd_sc_hd__nand3_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_2' +Circuit sky130_fd_sc_hd__nand3_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a22o_2' +Circuit sky130_fd_sc_hd__a22o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_2' +Circuit sky130_fd_sc_hd__a22o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a22o_2' +Circuit sky130_fd_sc_hd__a22o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_2' +Circuit sky130_fd_sc_hd__a22o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xor2_2' +Circuit sky130_fd_sc_hd__xor2_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_2' +Circuit sky130_fd_sc_hd__xor2_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xor2_2' +Circuit sky130_fd_sc_hd__xor2_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_2' +Circuit sky130_fd_sc_hd__xor2_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21boi_2' +Circuit sky130_fd_sc_hd__a21boi_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_2' +Circuit sky130_fd_sc_hd__a21boi_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21boi_2' +Circuit sky130_fd_sc_hd__a21boi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_2' +Circuit sky130_fd_sc_hd__a21boi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a32o_2' +Circuit sky130_fd_sc_hd__a32o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_2' +Circuit sky130_fd_sc_hd__a32o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a32o_2' +Circuit sky130_fd_sc_hd__a32o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_2' +Circuit sky130_fd_sc_hd__a32o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2bb2a_2' +Circuit sky130_fd_sc_hd__o2bb2a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_2' +Circuit sky130_fd_sc_hd__o2bb2a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2bb2a_2' +Circuit sky130_fd_sc_hd__o2bb2a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_2' +Circuit sky130_fd_sc_hd__o2bb2a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvp_1' +Circuit sky130_fd_sc_hd__einvp_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvp_1' +Circuit sky130_fd_sc_hd__einvp_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_2' +Circuit sky130_fd_sc_hd__a21oi_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_2' +Circuit sky130_fd_sc_hd__a21oi_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_2' +Circuit sky130_fd_sc_hd__a21oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_2' +Circuit sky130_fd_sc_hd__a21oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_2' +Circuit sky130_fd_sc_hd__o221a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_2' +Circuit sky130_fd_sc_hd__o221a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_2' +Circuit sky130_fd_sc_hd__o221a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_2' +Circuit sky130_fd_sc_hd__o221a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ba_2' +Circuit sky130_fd_sc_hd__o21ba_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ba_2' +Circuit sky130_fd_sc_hd__o21ba_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ba_2' +Circuit sky130_fd_sc_hd__o21ba_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ba_2' +Circuit sky130_fd_sc_hd__o21ba_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o32a_2' +Circuit sky130_fd_sc_hd__o32a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32a_2' +Circuit sky130_fd_sc_hd__o32a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o32a_2' +Circuit sky130_fd_sc_hd__o32a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32a_2' +Circuit sky130_fd_sc_hd__o32a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31o_2' +Circuit sky130_fd_sc_hd__a31o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_2' +Circuit sky130_fd_sc_hd__a31o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31o_2' +Circuit sky130_fd_sc_hd__a31o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_2' +Circuit sky130_fd_sc_hd__a31o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_2' +Circuit sky130_fd_sc_hd__clkinv_2 contains 5 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_2' +Circuit sky130_fd_sc_hd__clkinv_2 contains 5 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_2' +Circuit sky130_fd_sc_hd__clkinv_2 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_2' +Circuit sky130_fd_sc_hd__clkinv_2 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_8' +Circuit sky130_fd_sc_hd__clkinv_8 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_8' +Circuit sky130_fd_sc_hd__clkinv_8 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_8' +Circuit sky130_fd_sc_hd__clkinv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_8' +Circuit sky130_fd_sc_hd__clkinv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__or2_2' +Circuit sky130_fd_sc_hd__or2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_2' +Circuit sky130_fd_sc_hd__or2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__or2_2' +Circuit sky130_fd_sc_hd__or2_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_2' +Circuit sky130_fd_sc_hd__or2_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4_2' +Circuit sky130_fd_sc_hd__nand4_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_2' +Circuit sky130_fd_sc_hd__nand4_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4_2' +Circuit sky130_fd_sc_hd__nand4_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_2' +Circuit sky130_fd_sc_hd__nand4_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_ef_io__gpiov2_pad_wrapped' +Circuit sky130_ef_io__gpiov2_pad_wrapped contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 648 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_ef_io__gpiov2_pad_wrapped' +Circuit sky130_ef_io__gpiov2_pad_wrapped contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 651 nets. + +Circuit 1 contains 1006 devices, Circuit 2 contains 1006 devices. +Circuit 1 contains 599 nets, Circuit 2 contains 597 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_ef_io__gpiov2_pad_wrapped sky130_ef_io__gpiov2_pad_wrapped + +Flattening instances of sky130_ef_io__gpiov2_pad_wrapped in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__gpiov2_pad_wrapped in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vccd_lvc_clamped_pad' +Circuit sky130_ef_io__vccd_lvc_clamped_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 9 nets, and 13 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vccd_lvc_clamped_pad' +Circuit sky130_ef_io__vccd_lvc_clamped_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 8 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + Flattening non-matched subcircuits sky130_ef_io__vccd_lvc_clamped_pad sky130_ef_io__vccd_lvc_clamped_pad + +Flattening instances of sky130_ef_io__vccd_lvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__vccd_lvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'constant_block' +Circuit constant_block contains 3 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 2 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'constant_block' +Circuit constant_block contains 3 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 2 +Circuit contains 6 nets. + +Circuit 1 contains 3 devices, Circuit 2 contains 3 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_ef_io__analog_pad' +Circuit sky130_ef_io__analog_pad contains 1 device instances. + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 2 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__analog_pad' +Circuit sky130_ef_io__analog_pad contains 1 device instances. + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 13 nets, and 12 disconnected pins. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + Flattening non-matched subcircuits sky130_ef_io__analog_pad sky130_ef_io__analog_pad + +Flattening instances of sky130_ef_io__analog_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__analog_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vddio_hvc_clamped_pad' +Circuit sky130_ef_io__vddio_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 6 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vddio_hvc_clamped_pad' +Circuit sky130_ef_io__vddio_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 13 nets, and 9 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_ef_io__vddio_hvc_clamped_pad' +Circuit sky130_ef_io__vddio_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 6 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vddio_hvc_clamped_pad' +Circuit sky130_ef_io__vddio_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 13 nets, and 9 disconnected pins. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + Flattening non-matched subcircuits sky130_ef_io__vddio_hvc_clamped_pad sky130_ef_io__vddio_hvc_clamped_pad + +Flattening instances of sky130_ef_io__vddio_hvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__vddio_hvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssio_hvc_clamped_pad' +Circuit sky130_ef_io__vssio_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 6 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssio_hvc_clamped_pad' +Circuit sky130_ef_io__vssio_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 9 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssio_hvc_clamped_pad' +Circuit sky130_ef_io__vssio_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 6 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssio_hvc_clamped_pad' +Circuit sky130_ef_io__vssio_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 9 disconnected pins. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + Flattening non-matched subcircuits sky130_ef_io__vssio_hvc_clamped_pad sky130_ef_io__vssio_hvc_clamped_pad + +Flattening instances of sky130_ef_io__vssio_hvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__vssio_hvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vdda_hvc_clamped_pad' +Circuit sky130_ef_io__vdda_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 9 nets, and 15 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vdda_hvc_clamped_pad' +Circuit sky130_ef_io__vdda_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 10 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_ef_io__vdda_hvc_clamped_pad' +Circuit sky130_ef_io__vdda_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 9 nets, and 15 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vdda_hvc_clamped_pad' +Circuit sky130_ef_io__vdda_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 10 disconnected pins. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + Flattening non-matched subcircuits sky130_ef_io__vdda_hvc_clamped_pad sky130_ef_io__vdda_hvc_clamped_pad + +Flattening instances of sky130_ef_io__vdda_hvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__vdda_hvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__top_power_hvc' +Circuit sky130_ef_io__top_power_hvc contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 17 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__top_power_hvc' +Circuit sky130_ef_io__top_power_hvc contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 15 nets, and 13 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_ef_io__top_power_hvc' +Circuit sky130_ef_io__top_power_hvc contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 17 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__top_power_hvc' +Circuit sky130_ef_io__top_power_hvc contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 15 nets, and 13 disconnected pins. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + Flattening non-matched subcircuits sky130_ef_io__top_power_hvc sky130_ef_io__top_power_hvc + +Flattening instances of sky130_ef_io__top_power_hvc in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__top_power_hvc in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssd_lvc_clamped3_pad' +Circuit sky130_ef_io__vssd_lvc_clamped3_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 15 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssd_lvc_clamped3_pad' +Circuit sky130_ef_io__vssd_lvc_clamped3_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 13 nets, and 11 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +Combined 38 parallel devices. +Combined 152 parallel devices. +Combined 20 parallel devices. +Combined 166 parallel devices. +Combined 20 parallel devices. +Combined 166 parallel devices. +Combined 38 parallel devices. +Combined 152 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 10 parallel devices. +Combined 15 parallel devices. +Combined 15 parallel devices. +Combined 6 parallel devices. +Combined 10 parallel devices. + Flattening non-matched subcircuits sky130_ef_io__vssd_lvc_clamped3_pad sky130_ef_io__vssd_lvc_clamped3_pad + +Flattening instances of sky130_ef_io__vssd_lvc_clamped3_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__vssd_lvc_clamped3_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssd_lvc_clamped_pad' +Circuit sky130_ef_io__vssd_lvc_clamped_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 9 nets, and 13 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssd_lvc_clamped_pad' +Circuit sky130_ef_io__vssd_lvc_clamped_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 8 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + Flattening non-matched subcircuits sky130_ef_io__vssd_lvc_clamped_pad sky130_ef_io__vssd_lvc_clamped_pad + +Flattening instances of sky130_ef_io__vssd_lvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__vssd_lvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vccd_lvc_clamped3_pad' +Circuit sky130_ef_io__vccd_lvc_clamped3_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 15 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vccd_lvc_clamped3_pad' +Circuit sky130_ef_io__vccd_lvc_clamped3_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 13 nets, and 11 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +Combined 38 parallel devices. +Combined 152 parallel devices. +Combined 20 parallel devices. +Combined 166 parallel devices. +Combined 20 parallel devices. +Combined 166 parallel devices. +Combined 38 parallel devices. +Combined 152 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 10 parallel devices. +Combined 15 parallel devices. +Combined 15 parallel devices. +Combined 6 parallel devices. +Combined 10 parallel devices. + Flattening non-matched subcircuits sky130_ef_io__vccd_lvc_clamped3_pad sky130_ef_io__vccd_lvc_clamped3_pad + +Flattening instances of sky130_ef_io__vccd_lvc_clamped3_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__vccd_lvc_clamped3_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssa_hvc_clamped_pad' +Circuit sky130_ef_io__vssa_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 7 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssa_hvc_clamped_pad' +Circuit sky130_ef_io__vssa_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 12 nets, and 10 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssa_hvc_clamped_pad' +Circuit sky130_ef_io__vssa_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 7 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssa_hvc_clamped_pad' +Circuit sky130_ef_io__vssa_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 12 nets, and 10 disconnected pins. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + Flattening non-matched subcircuits sky130_ef_io__vssa_hvc_clamped_pad sky130_ef_io__vssa_hvc_clamped_pad + +Flattening instances of sky130_ef_io__vssa_hvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_ef_io__vssa_hvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 585 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 72 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 105 + Class: sky130_fd_pr__res_generic_po instances: 19 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_io__tk_tie_r_out_esd instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 133 + Class: sky130_fd_pr__res_generic_m1 instances: 163 + Class: sky130_fd_pr__res_generic_m2 instances: 78 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 351 nets, and 10 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 488 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 72 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 67 + Class: sky130_fd_pr__res_generic_po instances: 16 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_io__tk_tie_r_out_esd instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_m1 instances: 163 + Class: sky130_fd_pr__res_generic_m2 instances: 78 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 352 nets, and 7 disconnected pins. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 585 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 72 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 105 + Class: sky130_fd_pr__res_generic_po instances: 21 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 133 + Class: sky130_fd_pr__res_generic_m1 instances: 163 + Class: sky130_fd_pr__res_generic_m2 instances: 78 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 351 nets, and 10 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 488 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 72 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 67 + Class: sky130_fd_pr__res_generic_po instances: 20 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_m1 instances: 163 + Class: sky130_fd_pr__res_generic_m2 instances: 78 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 352 nets, and 7 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 288 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_po instances: 19 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__res_generic_m1 instances: 63 + Class: sky130_fd_pr__res_generic_m2 instances: 28 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 331 nets, and 10 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 288 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_po instances: 19 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__res_generic_m1 instances: 63 + Class: sky130_fd_pr__res_generic_m2 instances: 28 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 333 nets, and 7 disconnected pins. + +Circuit 1 contains 288 devices, Circuit 2 contains 288 devices. +Circuit 1 contains 199 nets, Circuit 2 contains 197 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__top_xres4v2 sky130_fd_io__top_xres4v2 + +Flattening instances of sky130_fd_io__top_xres4v2 in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of sky130_fd_io__top_xres4v2 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a211oi_2' +Circuit I9_sky130_fd_sc_hd__a211oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_2' +Circuit sky130_fd_sc_hd__a211oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a211oi_2' +Circuit I9_sky130_fd_sc_hd__a211oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_2' +Circuit sky130_fd_sc_hd__a211oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__dfxtp_2' +Circuit I9_sky130_fd_sc_hd__dfxtp_2 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_2' +Circuit sky130_fd_sc_hd__dfxtp_2 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 18 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__dfxtp_2' +Circuit I9_sky130_fd_sc_hd__dfxtp_2 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_2' +Circuit sky130_fd_sc_hd__dfxtp_2 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. + +Circuit 1 contains 24 devices, Circuit 2 contains 24 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 18 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4b_4' +Circuit I9_sky130_fd_sc_hd__or4b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_4' +Circuit sky130_fd_sc_hd__or4b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4b_4' +Circuit I9_sky130_fd_sc_hd__or4b_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_4' +Circuit sky130_fd_sc_hd__or4b_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a211oi_4' +Circuit I9_sky130_fd_sc_hd__a211oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_4' +Circuit sky130_fd_sc_hd__a211oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a211oi_4' +Circuit I9_sky130_fd_sc_hd__a211oi_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_4' +Circuit sky130_fd_sc_hd__a211oi_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__dfxtp_4' +Circuit I9_sky130_fd_sc_hd__dfxtp_4 contains 30 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 15 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 15 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_4' +Circuit sky130_fd_sc_hd__dfxtp_4 contains 30 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 15 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 15 +Circuit contains 18 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__dfxtp_4' +Circuit I9_sky130_fd_sc_hd__dfxtp_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_4' +Circuit sky130_fd_sc_hd__dfxtp_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. + +Circuit 1 contains 24 devices, Circuit 2 contains 24 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 18 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or3b_1' +Circuit I9_sky130_fd_sc_hd__or3b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_1' +Circuit sky130_fd_sc_hd__or3b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a311oi_4' +Circuit I9_sky130_fd_sc_hd__a311oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_4' +Circuit sky130_fd_sc_hd__a311oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a311oi_4' +Circuit I9_sky130_fd_sc_hd__a311oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_4' +Circuit sky130_fd_sc_hd__a311oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4b_1' +Circuit I9_sky130_fd_sc_hd__or4b_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_1' +Circuit sky130_fd_sc_hd__or4b_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a211oi_1' +Circuit I9_sky130_fd_sc_hd__a211oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_1' +Circuit sky130_fd_sc_hd__a211oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__clkinv_16' +Circuit I9_sky130_fd_sc_hd__clkinv_16 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 24 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_16' +Circuit sky130_fd_sc_hd__clkinv_16 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 24 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__clkinv_16' +Circuit I9_sky130_fd_sc_hd__clkinv_16 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_16' +Circuit sky130_fd_sc_hd__clkinv_16 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4b_2' +Circuit I9_sky130_fd_sc_hd__or4b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_2' +Circuit sky130_fd_sc_hd__or4b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4b_2' +Circuit I9_sky130_fd_sc_hd__or4b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_2' +Circuit sky130_fd_sc_hd__or4b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4bb_1' +Circuit I9_sky130_fd_sc_hd__or4bb_1 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_1' +Circuit sky130_fd_sc_hd__or4bb_1 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a221oi_4' +Circuit I9_sky130_fd_sc_hd__a221oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_4' +Circuit sky130_fd_sc_hd__a221oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a221oi_4' +Circuit I9_sky130_fd_sc_hd__a221oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_4' +Circuit sky130_fd_sc_hd__a221oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or2_1' +Circuit I9_sky130_fd_sc_hd__or2_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_1' +Circuit sky130_fd_sc_hd__or2_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o211ai_1' +Circuit I9_sky130_fd_sc_hd__o211ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_1' +Circuit sky130_fd_sc_hd__o211ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a311oi_1' +Circuit I9_sky130_fd_sc_hd__a311oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_1' +Circuit sky130_fd_sc_hd__a311oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4bb_4' +Circuit I9_sky130_fd_sc_hd__or4bb_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_4' +Circuit sky130_fd_sc_hd__or4bb_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4bb_4' +Circuit I9_sky130_fd_sc_hd__or4bb_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_4' +Circuit sky130_fd_sc_hd__or4bb_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2bb2o_4' +Circuit I9_sky130_fd_sc_hd__a2bb2o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_4' +Circuit sky130_fd_sc_hd__a2bb2o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2bb2o_4' +Circuit I9_sky130_fd_sc_hd__a2bb2o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_4' +Circuit sky130_fd_sc_hd__a2bb2o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__mux4_2' +Circuit I9_sky130_fd_sc_hd__mux4_2 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux4_2' +Circuit sky130_fd_sc_hd__mux4_2 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 24 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__mux4_2' +Circuit I9_sky130_fd_sc_hd__mux4_2 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux4_2' +Circuit sky130_fd_sc_hd__mux4_2 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 24 nets. + +Circuit 1 contains 26 devices, Circuit 2 contains 26 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__nand4_4' +Circuit I9_sky130_fd_sc_hd__nand4_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_4' +Circuit sky130_fd_sc_hd__nand4_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__nand4_4' +Circuit I9_sky130_fd_sc_hd__nand4_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_4' +Circuit sky130_fd_sc_hd__nand4_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a31o_4' +Circuit I9_sky130_fd_sc_hd__a31o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_4' +Circuit sky130_fd_sc_hd__a31o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a31o_4' +Circuit I9_sky130_fd_sc_hd__a31o_4 contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_4' +Circuit sky130_fd_sc_hd__a31o_4 contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 15 nets. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__and4_4' +Circuit I9_sky130_fd_sc_hd__and4_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_4' +Circuit sky130_fd_sc_hd__and4_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__and4_4' +Circuit I9_sky130_fd_sc_hd__and4_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_4' +Circuit sky130_fd_sc_hd__and4_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a22oi_4' +Circuit I9_sky130_fd_sc_hd__a22oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_4' +Circuit sky130_fd_sc_hd__a22oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a22oi_4' +Circuit I9_sky130_fd_sc_hd__a22oi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_4' +Circuit sky130_fd_sc_hd__a22oi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o22ai_4' +Circuit I9_sky130_fd_sc_hd__o22ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_4' +Circuit sky130_fd_sc_hd__o22ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o22ai_4' +Circuit I9_sky130_fd_sc_hd__o22ai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_4' +Circuit sky130_fd_sc_hd__o22ai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a32oi_2' +Circuit I9_sky130_fd_sc_hd__a32oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_2' +Circuit sky130_fd_sc_hd__a32oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a32oi_2' +Circuit I9_sky130_fd_sc_hd__a32oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_2' +Circuit sky130_fd_sc_hd__a32oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2bb2ai_4' +Circuit I9_sky130_fd_sc_hd__o2bb2ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_4' +Circuit sky130_fd_sc_hd__o2bb2ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2bb2ai_4' +Circuit I9_sky130_fd_sc_hd__o2bb2ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_4' +Circuit sky130_fd_sc_hd__o2bb2ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or3b_2' +Circuit I9_sky130_fd_sc_hd__or3b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_2' +Circuit sky130_fd_sc_hd__or3b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or3b_2' +Circuit I9_sky130_fd_sc_hd__or3b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_2' +Circuit sky130_fd_sc_hd__or3b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or3b_4' +Circuit I9_sky130_fd_sc_hd__or3b_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_4' +Circuit sky130_fd_sc_hd__or3b_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or3b_4' +Circuit I9_sky130_fd_sc_hd__or3b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_4' +Circuit sky130_fd_sc_hd__or3b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or2_4' +Circuit I9_sky130_fd_sc_hd__or2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_4' +Circuit sky130_fd_sc_hd__or2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or2_4' +Circuit I9_sky130_fd_sc_hd__or2_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_4' +Circuit sky130_fd_sc_hd__or2_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2bb2o_2' +Circuit I9_sky130_fd_sc_hd__a2bb2o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_2' +Circuit sky130_fd_sc_hd__a2bb2o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2bb2o_2' +Circuit I9_sky130_fd_sc_hd__a2bb2o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_2' +Circuit sky130_fd_sc_hd__a2bb2o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a22o_4' +Circuit I9_sky130_fd_sc_hd__a22o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_4' +Circuit sky130_fd_sc_hd__a22o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a22o_4' +Circuit I9_sky130_fd_sc_hd__a22o_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_4' +Circuit sky130_fd_sc_hd__a22o_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o311a_2' +Circuit I9_sky130_fd_sc_hd__o311a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_2' +Circuit sky130_fd_sc_hd__o311a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o311a_2' +Circuit I9_sky130_fd_sc_hd__o311a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_2' +Circuit sky130_fd_sc_hd__o311a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o41ai_4' +Circuit I9_sky130_fd_sc_hd__o41ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41ai_4' +Circuit sky130_fd_sc_hd__o41ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o41ai_4' +Circuit I9_sky130_fd_sc_hd__o41ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41ai_4' +Circuit sky130_fd_sc_hd__o41ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a31oi_2' +Circuit I9_sky130_fd_sc_hd__a31oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_2' +Circuit sky130_fd_sc_hd__a31oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a31oi_2' +Circuit I9_sky130_fd_sc_hd__a31oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_2' +Circuit sky130_fd_sc_hd__a31oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o311ai_1' +Circuit I9_sky130_fd_sc_hd__o311ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_1' +Circuit sky130_fd_sc_hd__o311ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__nor4b_1' +Circuit I9_sky130_fd_sc_hd__nor4b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_1' +Circuit sky130_fd_sc_hd__nor4b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o22ai_1' +Circuit I9_sky130_fd_sc_hd__o22ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_1' +Circuit sky130_fd_sc_hd__o22ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o21bai_4' +Circuit I9_sky130_fd_sc_hd__o21bai_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_4' +Circuit sky130_fd_sc_hd__o21bai_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o21bai_4' +Circuit I9_sky130_fd_sc_hd__o21bai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_4' +Circuit sky130_fd_sc_hd__o21bai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a22oi_1' +Circuit I9_sky130_fd_sc_hd__a22oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_1' +Circuit sky130_fd_sc_hd__a22oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2111ai_4' +Circuit I9_sky130_fd_sc_hd__o2111ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_4' +Circuit sky130_fd_sc_hd__o2111ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2111ai_4' +Circuit I9_sky130_fd_sc_hd__o2111ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_4' +Circuit sky130_fd_sc_hd__o2111ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a21bo_2' +Circuit I9_sky130_fd_sc_hd__a21bo_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21bo_2' +Circuit sky130_fd_sc_hd__a21bo_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a21bo_2' +Circuit I9_sky130_fd_sc_hd__a21bo_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21bo_2' +Circuit sky130_fd_sc_hd__a21bo_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a41o_4' +Circuit I9_sky130_fd_sc_hd__a41o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_4' +Circuit sky130_fd_sc_hd__a41o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a41o_4' +Circuit I9_sky130_fd_sc_hd__a41o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_4' +Circuit sky130_fd_sc_hd__a41o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o311ai_4' +Circuit I9_sky130_fd_sc_hd__o311ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_4' +Circuit sky130_fd_sc_hd__o311ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o311ai_4' +Circuit I9_sky130_fd_sc_hd__o311ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_4' +Circuit sky130_fd_sc_hd__o311ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a22oi_2' +Circuit I9_sky130_fd_sc_hd__a22oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_2' +Circuit sky130_fd_sc_hd__a22oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a22oi_2' +Circuit I9_sky130_fd_sc_hd__a22oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_2' +Circuit sky130_fd_sc_hd__a22oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o221ai_4' +Circuit I9_sky130_fd_sc_hd__o221ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221ai_4' +Circuit sky130_fd_sc_hd__o221ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o221ai_4' +Circuit I9_sky130_fd_sc_hd__o221ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221ai_4' +Circuit sky130_fd_sc_hd__o221ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2bb2a_4' +Circuit I9_sky130_fd_sc_hd__o2bb2a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_4' +Circuit sky130_fd_sc_hd__o2bb2a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2bb2a_4' +Circuit I9_sky130_fd_sc_hd__o2bb2a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_4' +Circuit sky130_fd_sc_hd__o2bb2a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a32o_4' +Circuit I9_sky130_fd_sc_hd__a32o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_4' +Circuit sky130_fd_sc_hd__a32o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a32o_4' +Circuit I9_sky130_fd_sc_hd__a32o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_4' +Circuit sky130_fd_sc_hd__a32o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a311o_2' +Circuit I9_sky130_fd_sc_hd__a311o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_2' +Circuit sky130_fd_sc_hd__a311o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a311o_2' +Circuit I9_sky130_fd_sc_hd__a311o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_2' +Circuit sky130_fd_sc_hd__a311o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a311o_4' +Circuit I9_sky130_fd_sc_hd__a311o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_4' +Circuit sky130_fd_sc_hd__a311o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a311o_4' +Circuit I9_sky130_fd_sc_hd__a311o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_4' +Circuit sky130_fd_sc_hd__a311o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o41a_4' +Circuit I9_sky130_fd_sc_hd__o41a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_4' +Circuit sky130_fd_sc_hd__o41a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o41a_4' +Circuit I9_sky130_fd_sc_hd__o41a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_4' +Circuit sky130_fd_sc_hd__o41a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o21bai_2' +Circuit I9_sky130_fd_sc_hd__o21bai_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_2' +Circuit sky130_fd_sc_hd__o21bai_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o21bai_2' +Circuit I9_sky130_fd_sc_hd__o21bai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_2' +Circuit sky130_fd_sc_hd__o21bai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o41a_2' +Circuit I9_sky130_fd_sc_hd__o41a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_2' +Circuit sky130_fd_sc_hd__o41a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o41a_2' +Circuit I9_sky130_fd_sc_hd__o41a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_2' +Circuit sky130_fd_sc_hd__o41a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__xor2_4' +Circuit I9_sky130_fd_sc_hd__xor2_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_4' +Circuit sky130_fd_sc_hd__xor2_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__xor2_4' +Circuit I9_sky130_fd_sc_hd__xor2_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_4' +Circuit sky130_fd_sc_hd__xor2_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o211ai_2' +Circuit I9_sky130_fd_sc_hd__o211ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_2' +Circuit sky130_fd_sc_hd__o211ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o211ai_2' +Circuit I9_sky130_fd_sc_hd__o211ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_2' +Circuit sky130_fd_sc_hd__o211ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o22a_4' +Circuit I9_sky130_fd_sc_hd__o22a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_4' +Circuit sky130_fd_sc_hd__o22a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o22a_4' +Circuit I9_sky130_fd_sc_hd__o22a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_4' +Circuit sky130_fd_sc_hd__o22a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2bb2oi_2' +Circuit I9_sky130_fd_sc_hd__a2bb2oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_2' +Circuit sky130_fd_sc_hd__a2bb2oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2bb2oi_2' +Circuit I9_sky130_fd_sc_hd__a2bb2oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_2' +Circuit sky130_fd_sc_hd__a2bb2oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2bb2oi_4' +Circuit I9_sky130_fd_sc_hd__a2bb2oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_4' +Circuit sky130_fd_sc_hd__a2bb2oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2bb2oi_4' +Circuit I9_sky130_fd_sc_hd__a2bb2oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_4' +Circuit sky130_fd_sc_hd__a2bb2oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a41o_2' +Circuit I9_sky130_fd_sc_hd__a41o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_2' +Circuit sky130_fd_sc_hd__a41o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a41o_2' +Circuit I9_sky130_fd_sc_hd__a41o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_2' +Circuit sky130_fd_sc_hd__a41o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o221ai_1' +Circuit I9_sky130_fd_sc_hd__o221ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221ai_1' +Circuit sky130_fd_sc_hd__o221ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a221oi_2' +Circuit I9_sky130_fd_sc_hd__a221oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_2' +Circuit sky130_fd_sc_hd__a221oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a221oi_2' +Circuit I9_sky130_fd_sc_hd__a221oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_2' +Circuit sky130_fd_sc_hd__a221oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a41oi_2' +Circuit I9_sky130_fd_sc_hd__a41oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_2' +Circuit sky130_fd_sc_hd__a41oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a41oi_2' +Circuit I9_sky130_fd_sc_hd__a41oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_2' +Circuit sky130_fd_sc_hd__a41oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o22ai_2' +Circuit I9_sky130_fd_sc_hd__o22ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_2' +Circuit sky130_fd_sc_hd__o22ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o22ai_2' +Circuit I9_sky130_fd_sc_hd__o22ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_2' +Circuit sky130_fd_sc_hd__o22ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2bb2oi_1' +Circuit I9_sky130_fd_sc_hd__a2bb2oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_1' +Circuit sky130_fd_sc_hd__a2bb2oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__nor4b_4' +Circuit I9_sky130_fd_sc_hd__nor4b_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_4' +Circuit sky130_fd_sc_hd__nor4b_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__nor4b_4' +Circuit I9_sky130_fd_sc_hd__nor4b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_4' +Circuit sky130_fd_sc_hd__nor4b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o32ai_1' +Circuit I9_sky130_fd_sc_hd__o32ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_1' +Circuit sky130_fd_sc_hd__o32ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__and4bb_4' +Circuit I9_sky130_fd_sc_hd__and4bb_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_4' +Circuit sky130_fd_sc_hd__and4bb_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__and4bb_4' +Circuit I9_sky130_fd_sc_hd__and4bb_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_4' +Circuit sky130_fd_sc_hd__and4bb_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__nor3b_4' +Circuit I9_sky130_fd_sc_hd__nor3b_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_4' +Circuit sky130_fd_sc_hd__nor3b_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__nor3b_4' +Circuit I9_sky130_fd_sc_hd__nor3b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_4' +Circuit sky130_fd_sc_hd__nor3b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o32ai_2' +Circuit I9_sky130_fd_sc_hd__o32ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_2' +Circuit sky130_fd_sc_hd__o32ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o32ai_2' +Circuit I9_sky130_fd_sc_hd__o32ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_2' +Circuit sky130_fd_sc_hd__o32ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_RAM128' +Circuit I9_RAM128 contains 39962 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 11720 + Class: I9_sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: I9_sky130_fd_sc_hd__inv_1 instances: 1024 + Class: I9_sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 11720 + Class: I9_sky130_fd_sc_hd__mux4_1 instances: 32 + Class: I9_sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 6586 + Class: I9_sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__res_generic_po instances: 32 +Circuit contains 11075 nets. +Contents of circuit 2: Circuit: 'RAM128' +Circuit RAM128 contains 20642 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 160 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 128 + Class: sky130_fd_sc_hd__and3b_2 instances: 10 + Class: sky130_fd_sc_hd__mux4_1 instances: 32 + Class: sky130_ef_sc_hd__decap_12 instances: 69 + Class: sky130_fd_sc_hd__and4_2 instances: 16 + Class: sky130_fd_sc_hd__inv_1 instances: 1024 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 348 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 153 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: sky130_fd_sc_hd__conb_1 instances: 16 + Class: sky130_fd_sc_hd__and3_2 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 874 + Class: sky130_fd_sc_hd__decap_4 instances: 762 + Class: sky130_fd_sc_hd__decap_6 instances: 498 + Class: sky130_fd_sc_hd__decap_8 instances: 500 + Class: sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: sky130_fd_sc_hd__and2_1 instances: 512 + Class: sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: sky130_fd_sc_hd__nor3b_2 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 6586 + Class: sky130_fd_sc_hd__and4b_2 instances: 48 + Class: sky130_fd_sc_hd__and4bb_2 instances: 48 +Circuit contains 7320 nets. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'I9_RAM128' +Circuit I9_RAM128 contains 39962 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 11720 + Class: I9_sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: I9_sky130_fd_sc_hd__inv_1 instances: 1024 + Class: I9_sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 11720 + Class: I9_sky130_fd_sc_hd__mux4_1 instances: 32 + Class: I9_sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 6586 + Class: I9_sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__res_generic_po instances: 32 +Circuit contains 11075 nets. +Contents of circuit 2: Circuit: 'RAM128' +Circuit RAM128 contains 32304 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7891 + Class: sky130_fd_sc_hd__mux4_1 instances: 32 + Class: sky130_fd_sc_hd__inv_1 instances: 1024 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7891 + Class: sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 6586 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: sky130_fd_pr__res_generic_po instances: 32 +Circuit contains 11075 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_RAM128' +Circuit I9_RAM128 contains 21033 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5189 + Class: I9_sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: I9_sky130_fd_sc_hd__inv_1 instances: 1024 + Class: I9_sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5189 + Class: I9_sky130_fd_sc_hd__mux4_1 instances: 32 + Class: I9_sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 734 + Class: I9_sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__res_generic_po instances: 17 +Circuit contains 11075 nets. +Contents of circuit 2: Circuit: 'RAM128' +Circuit RAM128 contains 21033 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5189 + Class: sky130_fd_sc_hd__mux4_1 instances: 32 + Class: sky130_fd_sc_hd__inv_1 instances: 1024 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5189 + Class: sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 734 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: sky130_fd_pr__res_generic_po instances: 17 +Circuit contains 11075 nets. + +Circuit 1 contains 21033 devices, Circuit 2 contains 21033 devices. +Circuit 1 contains 11060 nets, Circuit 2 contains 11060 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__xnor2_4' +Circuit I9_sky130_fd_sc_hd__xnor2_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_4' +Circuit sky130_fd_sc_hd__xnor2_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__xnor2_4' +Circuit I9_sky130_fd_sc_hd__xnor2_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_4' +Circuit sky130_fd_sc_hd__xnor2_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2111oi_4' +Circuit I9_sky130_fd_sc_hd__a2111oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_4' +Circuit sky130_fd_sc_hd__a2111oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2111oi_4' +Circuit I9_sky130_fd_sc_hd__a2111oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_4' +Circuit sky130_fd_sc_hd__a2111oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2111a_4' +Circuit I9_sky130_fd_sc_hd__o2111a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_4' +Circuit sky130_fd_sc_hd__o2111a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 17 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2111a_4' +Circuit I9_sky130_fd_sc_hd__o2111a_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_4' +Circuit sky130_fd_sc_hd__o2111a_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 17 nets. + +Circuit 1 contains 16 devices, Circuit 2 contains 16 devices. +Circuit 1 contains 17 nets, Circuit 2 contains 17 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o211a_4' +Circuit I9_sky130_fd_sc_hd__o211a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_4' +Circuit sky130_fd_sc_hd__o211a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o211a_4' +Circuit I9_sky130_fd_sc_hd__o211a_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_4' +Circuit sky130_fd_sc_hd__o211a_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o41ai_1' +Circuit I9_sky130_fd_sc_hd__o41ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41ai_1' +Circuit sky130_fd_sc_hd__o41ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o31ai_4' +Circuit I9_sky130_fd_sc_hd__o31ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_4' +Circuit sky130_fd_sc_hd__o31ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o31ai_4' +Circuit I9_sky130_fd_sc_hd__o31ai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_4' +Circuit sky130_fd_sc_hd__o31ai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a32oi_4' +Circuit I9_sky130_fd_sc_hd__a32oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_4' +Circuit sky130_fd_sc_hd__a32oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a32oi_4' +Circuit I9_sky130_fd_sc_hd__a32oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_4' +Circuit sky130_fd_sc_hd__a32oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4bb_2' +Circuit I9_sky130_fd_sc_hd__or4bb_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_2' +Circuit sky130_fd_sc_hd__or4bb_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__or4bb_2' +Circuit I9_sky130_fd_sc_hd__or4bb_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_2' +Circuit sky130_fd_sc_hd__or4bb_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o311a_4' +Circuit I9_sky130_fd_sc_hd__o311a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_4' +Circuit sky130_fd_sc_hd__o311a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o311a_4' +Circuit I9_sky130_fd_sc_hd__o311a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_4' +Circuit sky130_fd_sc_hd__o311a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a32oi_1' +Circuit I9_sky130_fd_sc_hd__a32oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_1' +Circuit sky130_fd_sc_hd__a32oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a21boi_4' +Circuit I9_sky130_fd_sc_hd__a21boi_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_4' +Circuit sky130_fd_sc_hd__a21boi_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a21boi_4' +Circuit I9_sky130_fd_sc_hd__a21boi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_4' +Circuit sky130_fd_sc_hd__a21boi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'I9_RAM256' +Circuit I9_RAM256 contains 83551 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 25362 + Class: I9_sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: I9_sky130_fd_sc_hd__inv_1 instances: 2048 + Class: I9_sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 25362 + Class: I9_sky130_fd_sc_hd__mux4_1 instances: 64 + Class: I9_sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 12955 + Class: I9_sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__res_generic_po instances: 64 +Circuit contains 22343 nets. +Contents of circuit 2: Circuit: 'RAM256' +Circuit RAM256 contains 42814 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 320 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 256 + Class: sky130_fd_sc_hd__and3b_2 instances: 20 + Class: sky130_fd_sc_hd__mux4_1 instances: 64 + Class: sky130_ef_sc_hd__decap_12 instances: 254 + Class: sky130_fd_sc_hd__and4_2 instances: 32 + Class: sky130_fd_sc_hd__inv_1 instances: 2048 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 700 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 306 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__and3_2 instances: 10 + Class: sky130_fd_sc_hd__decap_3 instances: 1867 + Class: sky130_fd_sc_hd__decap_4 instances: 2049 + Class: sky130_fd_sc_hd__decap_6 instances: 1564 + Class: sky130_fd_sc_hd__decap_8 instances: 1381 + Class: sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: sky130_fd_sc_hd__mux2_1 instances: 32 + Class: sky130_fd_sc_hd__and2_1 instances: 1024 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: sky130_fd_sc_hd__nor3b_2 instances: 10 + Class: sky130_fd_sc_hd__diode_2 instances: 12955 + Class: sky130_fd_sc_hd__and4b_2 instances: 96 + Class: sky130_fd_sc_hd__and4bb_2 instances: 96 +Circuit contains 14632 nets. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'I9_RAM256' +Circuit I9_RAM256 contains 83551 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 25362 + Class: I9_sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: I9_sky130_fd_sc_hd__inv_1 instances: 2048 + Class: I9_sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 25362 + Class: I9_sky130_fd_sc_hd__mux4_1 instances: 64 + Class: I9_sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 12955 + Class: I9_sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__res_generic_po instances: 64 +Circuit contains 22343 nets. +Contents of circuit 2: Circuit: 'RAM256' +Circuit RAM256 contains 68223 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17698 + Class: sky130_fd_sc_hd__mux4_1 instances: 64 + Class: sky130_fd_sc_hd__inv_1 instances: 2048 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17698 + Class: sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 12955 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: sky130_fd_pr__res_generic_po instances: 64 +Circuit contains 22343 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_RAM256' +Circuit I9_RAM256 contains 42351 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10584 + Class: I9_sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: I9_sky130_fd_sc_hd__inv_1 instances: 2048 + Class: I9_sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10584 + Class: I9_sky130_fd_sc_hd__mux4_1 instances: 64 + Class: I9_sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 1342 + Class: I9_sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__res_generic_po instances: 33 +Circuit contains 22343 nets. +Contents of circuit 2: Circuit: 'RAM256' +Circuit RAM256 contains 42351 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10584 + Class: sky130_fd_sc_hd__mux4_1 instances: 64 + Class: sky130_fd_sc_hd__inv_1 instances: 2048 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10584 + Class: sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 1342 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: sky130_fd_pr__res_generic_po instances: 33 +Circuit contains 22343 nets. + +Circuit 1 contains 42351 devices, Circuit 2 contains 42351 devices. +Circuit 1 contains 22312 nets, Circuit 2 contains 22312 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2bb2ai_2' +Circuit I9_sky130_fd_sc_hd__o2bb2ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_2' +Circuit sky130_fd_sc_hd__o2bb2ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o2bb2ai_2' +Circuit I9_sky130_fd_sc_hd__o2bb2ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_2' +Circuit sky130_fd_sc_hd__o2bb2ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2111oi_2' +Circuit I9_sky130_fd_sc_hd__a2111oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_2' +Circuit sky130_fd_sc_hd__a2111oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 16 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a2111oi_2' +Circuit I9_sky130_fd_sc_hd__a2111oi_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_2' +Circuit sky130_fd_sc_hd__a2111oi_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 16 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 16 nets, Circuit 2 contains 16 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o311ai_2' +Circuit I9_sky130_fd_sc_hd__o311ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_2' +Circuit sky130_fd_sc_hd__o311ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o311ai_2' +Circuit I9_sky130_fd_sc_hd__o311ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_2' +Circuit sky130_fd_sc_hd__o311ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o32ai_4' +Circuit I9_sky130_fd_sc_hd__o32ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_4' +Circuit sky130_fd_sc_hd__o32ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__o32ai_4' +Circuit I9_sky130_fd_sc_hd__o32ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_4' +Circuit sky130_fd_sc_hd__o32ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a41oi_4' +Circuit I9_sky130_fd_sc_hd__a41oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_4' +Circuit sky130_fd_sc_hd__a41oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'I9_sky130_fd_sc_hd__a41oi_4' +Circuit I9_sky130_fd_sc_hd__a41oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_4' +Circuit sky130_fd_sc_hd__a41oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'LO_sky130_fd_sc_hvl__buf_8' +Circuit LO_sky130_fd_sc_hvl__buf_8 contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__buf_8' +Circuit sky130_fd_sc_hvl__buf_8 contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'LO_sky130_fd_sc_hvl__buf_8' +Circuit LO_sky130_fd_sc_hvl__buf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__buf_8' +Circuit sky130_fd_sc_hvl__buf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'LO_sky130_fd_sc_hvl__inv_8' +Circuit LO_sky130_fd_sc_hvl__inv_8 contains 16 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__inv_8' +Circuit sky130_fd_sc_hvl__inv_8 contains 16 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'LO_sky130_fd_sc_hvl__inv_8' +Circuit LO_sky130_fd_sc_hvl__inv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__inv_8' +Circuit sky130_fd_sc_hvl__inv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'LO_sky130_fd_sc_hvl__schmittbuf_1' +Circuit LO_sky130_fd_sc_hvl__schmittbuf_1 contains 10 device instances. + Class: sky130_fd_pr__res_generic_pd__hv instances: 1 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__schmittbuf_1' +Circuit sky130_fd_sc_hvl__schmittbuf_1 contains 10 device instances. + Class: sky130_fd_pr__res_generic_pd__hv instances: 1 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_1' +Circuit sky130_fd_sc_hd__dfrtp_1 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_1' +Circuit sky130_fd_sc_hd__dfrtp_1 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_1' +Circuit sky130_fd_sc_hd__nor2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_1' +Circuit sky130_fd_sc_hd__nor2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_1' +Circuit sky130_fd_sc_hd__nand2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_1' +Circuit sky130_fd_sc_hd__nand2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_1' +Circuit sky130_fd_sc_hd__o21ai_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_1' +Circuit sky130_fd_sc_hd__o21ai_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_2' +Circuit sky130_fd_sc_hd__dfstp_2 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_2' +Circuit sky130_fd_sc_hd__dfstp_2 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 24 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_2' +Circuit sky130_fd_sc_hd__dfstp_2 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_2' +Circuit sky130_fd_sc_hd__dfstp_2 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. + +Circuit 1 contains 32 devices, Circuit 2 contains 32 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_1' +Circuit sky130_fd_sc_hd__nand2b_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_1' +Circuit sky130_fd_sc_hd__nand2b_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4bb_1' +Circuit sky130_fd_sc_hd__nand4bb_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4bb_1' +Circuit sky130_fd_sc_hd__nand4bb_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_1' +Circuit sky130_fd_sc_hd__dfstp_1 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_1' +Circuit sky130_fd_sc_hd__dfstp_1 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. + +Circuit 1 contains 32 devices, Circuit 2 contains 32 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_1' +Circuit sky130_fd_sc_hd__o21a_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_1' +Circuit sky130_fd_sc_hd__o21a_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2bb2ai_1' +Circuit sky130_fd_sc_hd__o2bb2ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_1' +Circuit sky130_fd_sc_hd__o2bb2ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_1' +Circuit sky130_fd_sc_hd__nor3_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_1' +Circuit sky130_fd_sc_hd__nor3_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_12' +Circuit sky130_fd_sc_hd__buf_12 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_12' +Circuit sky130_fd_sc_hd__buf_12 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_12' +Circuit sky130_fd_sc_hd__buf_12 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_12' +Circuit sky130_fd_sc_hd__buf_12 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_1' +Circuit sky130_fd_sc_hd__a21oi_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_1' +Circuit sky130_fd_sc_hd__a21oi_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xnor2_1' +Circuit sky130_fd_sc_hd__xnor2_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_1' +Circuit sky130_fd_sc_hd__xnor2_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111ai_2' +Circuit sky130_fd_sc_hd__o2111ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_2' +Circuit sky130_fd_sc_hd__o2111ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111ai_2' +Circuit sky130_fd_sc_hd__o2111ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_2' +Circuit sky130_fd_sc_hd__o2111ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31ai_2' +Circuit sky130_fd_sc_hd__o31ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_2' +Circuit sky130_fd_sc_hd__o31ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31ai_2' +Circuit sky130_fd_sc_hd__o31ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_2' +Circuit sky130_fd_sc_hd__o31ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a41oi_1' +Circuit sky130_fd_sc_hd__a41oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_1' +Circuit sky130_fd_sc_hd__a41oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_4' +Circuit sky130_fd_sc_hd__clkinv_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_4' +Circuit sky130_fd_sc_hd__clkinv_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_4' +Circuit sky130_fd_sc_hd__clkinv_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_4' +Circuit sky130_fd_sc_hd__clkinv_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtn_1' +Circuit sky130_fd_sc_hd__dfrtn_1 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtn_1' +Circuit sky130_fd_sc_hd__dfrtn_1 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_4' +Circuit sky130_fd_sc_hd__inv_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_4' +Circuit sky130_fd_sc_hd__inv_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_4' +Circuit sky130_fd_sc_hd__inv_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_4' +Circuit sky130_fd_sc_hd__inv_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111ai_1' +Circuit sky130_fd_sc_hd__o2111ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_1' +Circuit sky130_fd_sc_hd__o2111ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_1' +Circuit sky130_fd_sc_hd__nand3_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_1' +Circuit sky130_fd_sc_hd__nand3_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_1' +Circuit sky130_fd_sc_hd__o31a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_1' +Circuit sky130_fd_sc_hd__o31a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_2' +Circuit sky130_fd_sc_hd__nor3_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_2' +Circuit sky130_fd_sc_hd__nor3_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_2' +Circuit sky130_fd_sc_hd__nor3_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_2' +Circuit sky130_fd_sc_hd__nor3_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1' +Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1' +Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 11 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21bai_1' +Circuit sky130_fd_sc_hd__o21bai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_1' +Circuit sky130_fd_sc_hd__o21bai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_4' +Circuit sky130_fd_sc_hd__buf_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_4' +Circuit sky130_fd_sc_hd__buf_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_4' +Circuit sky130_fd_sc_hd__buf_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_4' +Circuit sky130_fd_sc_hd__buf_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_1' +Circuit sky130_fd_sc_hd__nand3b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_1' +Circuit sky130_fd_sc_hd__nand3b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31o_1' +Circuit sky130_fd_sc_hd__a31o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_1' +Circuit sky130_fd_sc_hd__a31o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o22a_1' +Circuit sky130_fd_sc_hd__o22a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_1' +Circuit sky130_fd_sc_hd__o22a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31ai_1' +Circuit sky130_fd_sc_hd__o31ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_1' +Circuit sky130_fd_sc_hd__o31ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211ai_4' +Circuit sky130_fd_sc_hd__o211ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_4' +Circuit sky130_fd_sc_hd__o211ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211ai_4' +Circuit sky130_fd_sc_hd__o211ai_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_4' +Circuit sky130_fd_sc_hd__o211ai_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_1' +Circuit sky130_fd_sc_hd__a21o_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_1' +Circuit sky130_fd_sc_hd__a21o_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_1' +Circuit sky130_fd_sc_hd__nor4_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_1' +Circuit sky130_fd_sc_hd__nor4_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2bb2o_1' +Circuit sky130_fd_sc_hd__a2bb2o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_1' +Circuit sky130_fd_sc_hd__a2bb2o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfbbp_1' +Circuit sky130_fd_sc_hd__dfbbp_1 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 29 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfbbp_1' +Circuit sky130_fd_sc_hd__dfbbp_1 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 29 nets. + +Circuit 1 contains 40 devices, Circuit 2 contains 40 devices. +Circuit 1 contains 29 nets, Circuit 2 contains 29 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_8' +Circuit sky130_fd_sc_hd__inv_8 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_8' +Circuit sky130_fd_sc_hd__inv_8 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_8' +Circuit sky130_fd_sc_hd__inv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_8' +Circuit sky130_fd_sc_hd__inv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_8' +Circuit sky130_fd_sc_hd__buf_8 contains 22 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 11 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 11 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_8' +Circuit sky130_fd_sc_hd__buf_8 contains 22 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 11 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 11 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_8' +Circuit sky130_fd_sc_hd__buf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_8' +Circuit sky130_fd_sc_hd__buf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_6' +Circuit sky130_fd_sc_hd__buf_6 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_6' +Circuit sky130_fd_sc_hd__buf_6 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_6' +Circuit sky130_fd_sc_hd__buf_6 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_6' +Circuit sky130_fd_sc_hd__buf_6 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_4' +Circuit sky130_fd_sc_hd__and2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_4' +Circuit sky130_fd_sc_hd__and2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_4' +Circuit sky130_fd_sc_hd__and2_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_4' +Circuit sky130_fd_sc_hd__and2_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_4' +Circuit sky130_fd_sc_hd__and3b_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_4' +Circuit sky130_fd_sc_hd__and3b_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_4' +Circuit sky130_fd_sc_hd__and3b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_4' +Circuit sky130_fd_sc_hd__and3b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_8' +Circuit sky130_fd_sc_hd__nand2_8 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_8' +Circuit sky130_fd_sc_hd__nand2_8 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_8' +Circuit sky130_fd_sc_hd__nand2_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_8' +Circuit sky130_fd_sc_hd__nand2_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_4' +Circuit sky130_fd_sc_hd__nand2_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_4' +Circuit sky130_fd_sc_hd__nand2_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_4' +Circuit sky130_fd_sc_hd__nand2_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_4' +Circuit sky130_fd_sc_hd__nand2_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_8' +Circuit sky130_fd_sc_hd__clkbuf_8 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_8' +Circuit sky130_fd_sc_hd__clkbuf_8 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_8' +Circuit sky130_fd_sc_hd__clkbuf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_8' +Circuit sky130_fd_sc_hd__clkbuf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_1' +Circuit sky130_fd_sc_hd__and3b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_1' +Circuit sky130_fd_sc_hd__and3b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_12' +Circuit sky130_fd_sc_hd__inv_12 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_12' +Circuit sky130_fd_sc_hd__inv_12 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_12' +Circuit sky130_fd_sc_hd__inv_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_12' +Circuit sky130_fd_sc_hd__inv_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'mprj2_logic_high' +Circuit mprj2_logic_high contains 49 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 15 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 29 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'mprj2_logic_high' +Circuit mprj2_logic_high contains 49 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 15 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 29 +Circuit contains 4 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'mprj2_logic_high' +Circuit mprj2_logic_high contains 5 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'mprj2_logic_high' +Circuit mprj2_logic_high contains 5 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 5 devices, Circuit 2 contains 5 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'mprj_logic_high' +Circuit mprj_logic_high contains 609 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 463 + Class: sky130_fd_sc_hd__decap_3 instances: 19 + Class: sky130_fd_sc_hd__decap_4 instances: 6 + Class: sky130_fd_sc_hd__decap_6 instances: 22 + Class: sky130_fd_sc_hd__decap_8 instances: 10 + Class: sky130_fd_sc_hd__decap_12 instances: 89 +Circuit contains 928 nets. +Contents of circuit 2: Circuit: 'mprj_logic_high' +Circuit mprj_logic_high contains 609 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 463 + Class: sky130_fd_sc_hd__decap_3 instances: 19 + Class: sky130_fd_sc_hd__decap_4 instances: 6 + Class: sky130_fd_sc_hd__decap_6 instances: 22 + Class: sky130_fd_sc_hd__decap_8 instances: 10 + Class: sky130_fd_sc_hd__decap_12 instances: 89 +Circuit contains 928 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'mprj_logic_high' +Circuit mprj_logic_high contains 468 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 463 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 928 nets. +Contents of circuit 2: Circuit: 'mprj_logic_high' +Circuit mprj_logic_high contains 468 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 463 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 928 nets. + +Circuit 1 contains 468 devices, Circuit 2 contains 468 devices. +Circuit 1 contains 928 nets, Circuit 2 contains 928 nets. + + +Contents of circuit 1: Circuit: 'mgmt_protect_hv' +Circuit mgmt_protect_hv contains 22 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_sc_hvl__conb_1 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 +Circuit contains 20 nets. +Contents of circuit 2: Circuit: 'mgmt_protect_hv' +Circuit mgmt_protect_hv contains 22 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_sc_hvl__conb_1 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 +Circuit contains 20 nets. + +Circuit 1 contains 22 devices, Circuit 2 contains 22 devices. +Circuit 1 contains 20 nets, Circuit 2 contains 20 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__bufbuf_8' +Circuit sky130_fd_sc_hd__bufbuf_8 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__bufbuf_8' +Circuit sky130_fd_sc_hd__bufbuf_8 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__bufbuf_8' +Circuit sky130_fd_sc_hd__bufbuf_8 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__bufbuf_8' +Circuit sky130_fd_sc_hd__bufbuf_8 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_4' +Circuit sky130_fd_sc_hd__and2b_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_4' +Circuit sky130_fd_sc_hd__and2b_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_4' +Circuit sky130_fd_sc_hd__and2b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_4' +Circuit sky130_fd_sc_hd__and2b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__decap_4' +Circuit sky130_fd_sc_hvl__decap_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__decap_4' +Circuit sky130_fd_sc_hvl__decap_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__decap_8' +Circuit sky130_fd_sc_hvl__decap_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__decap_8' +Circuit sky130_fd_sc_hvl__decap_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 4 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__decap_8' +Circuit sky130_fd_sc_hvl__decap_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__decap_8' +Circuit sky130_fd_sc_hvl__decap_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__diode_2' +Circuit sky130_fd_sc_hvl__diode_2 contains 1 device instances. + Class: sky130_fd_pr__diode_pw2nd_11v0 instances: 1 +Circuit contains 2 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__diode_2' +Circuit sky130_fd_sc_hvl__diode_2 contains 1 device instances. + Class: sky130_fd_pr__diode_pw2nd_11v0 instances: 1 +Circuit contains 2 nets, and 3 disconnected pins. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_4' +Circuit sky130_fd_sc_hd__dfstp_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_4' +Circuit sky130_fd_sc_hd__dfstp_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 24 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_4' +Circuit sky130_fd_sc_hd__dfstp_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_4' +Circuit sky130_fd_sc_hd__dfstp_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. + +Circuit 1 contains 32 devices, Circuit 2 contains 32 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_1' +Circuit sky130_fd_sc_hd__a211o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_1' +Circuit sky130_fd_sc_hd__a211o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211a_1' +Circuit sky130_fd_sc_hd__o211a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_1' +Circuit sky130_fd_sc_hd__o211a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_1' +Circuit sky130_fd_sc_hd__o221a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_1' +Circuit sky130_fd_sc_hd__o221a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_1' +Circuit sky130_fd_sc_hd__a221o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_1' +Circuit sky130_fd_sc_hd__a221o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111a_1' +Circuit sky130_fd_sc_hd__o2111a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_1' +Circuit sky130_fd_sc_hd__o2111a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a22o_1' +Circuit sky130_fd_sc_hd__a22o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_1' +Circuit sky130_fd_sc_hd__a22o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4_1' +Circuit sky130_fd_sc_hd__nand4_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_1' +Circuit sky130_fd_sc_hd__nand4_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_1' +Circuit sky130_fd_sc_hd__and3_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_1' +Circuit sky130_fd_sc_hd__and3_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2bb2a_1' +Circuit sky130_fd_sc_hd__o2bb2a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_1' +Circuit sky130_fd_sc_hd__o2bb2a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_4' +Circuit sky130_fd_sc_hd__nor2_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_4' +Circuit sky130_fd_sc_hd__nor2_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_4' +Circuit sky130_fd_sc_hd__nor2_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_4' +Circuit sky130_fd_sc_hd__nor2_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_8' +Circuit sky130_fd_sc_hd__nor2_8 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_8' +Circuit sky130_fd_sc_hd__nor2_8 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_8' +Circuit sky130_fd_sc_hd__nor2_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_8' +Circuit sky130_fd_sc_hd__nor2_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4_1' +Circuit sky130_fd_sc_hd__and4_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_1' +Circuit sky130_fd_sc_hd__and4_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_4' +Circuit sky130_fd_sc_hd__and3_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_4' +Circuit sky130_fd_sc_hd__and3_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_4' +Circuit sky130_fd_sc_hd__and3_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_4' +Circuit sky130_fd_sc_hd__and3_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_1' +Circuit sky130_fd_sc_hd__and4b_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_1' +Circuit sky130_fd_sc_hd__and4b_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_2' +Circuit sky130_fd_sc_hd__a221o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_2' +Circuit sky130_fd_sc_hd__a221o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_2' +Circuit sky130_fd_sc_hd__a221o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_2' +Circuit sky130_fd_sc_hd__a221o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_1' +Circuit sky130_fd_sc_hd__and2b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_1' +Circuit sky130_fd_sc_hd__and2b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_4' +Circuit sky130_fd_sc_hd__o31a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_4' +Circuit sky130_fd_sc_hd__o31a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_4' +Circuit sky130_fd_sc_hd__o31a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_4' +Circuit sky130_fd_sc_hd__o31a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a32o_1' +Circuit sky130_fd_sc_hd__a32o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_1' +Circuit sky130_fd_sc_hd__a32o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4bb_1' +Circuit sky130_fd_sc_hd__and4bb_1 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_1' +Circuit sky130_fd_sc_hd__and4bb_1 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a41o_1' +Circuit sky130_fd_sc_hd__a41o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_1' +Circuit sky130_fd_sc_hd__a41o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_1' +Circuit sky130_fd_sc_hd__a2111o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_1' +Circuit sky130_fd_sc_hd__a2111o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111oi_1' +Circuit sky130_fd_sc_hd__a2111oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_1' +Circuit sky130_fd_sc_hd__a2111oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o41a_1' +Circuit sky130_fd_sc_hd__o41a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_1' +Circuit sky130_fd_sc_hd__o41a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_8' +Circuit sky130_fd_sc_hd__mux2_8 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_8' +Circuit sky130_fd_sc_hd__mux2_8 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_8' +Circuit sky130_fd_sc_hd__mux2_8 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_8' +Circuit sky130_fd_sc_hd__mux2_8 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a311o_1' +Circuit sky130_fd_sc_hd__a311o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_1' +Circuit sky130_fd_sc_hd__a311o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o32a_1' +Circuit sky130_fd_sc_hd__o32a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32a_1' +Circuit sky130_fd_sc_hd__o32a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_4' +Circuit sky130_fd_sc_hd__nor4_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_4' +Circuit sky130_fd_sc_hd__nor4_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_4' +Circuit sky130_fd_sc_hd__nor4_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_4' +Circuit sky130_fd_sc_hd__nor4_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_4' +Circuit sky130_fd_sc_hd__nand3_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_4' +Circuit sky130_fd_sc_hd__nand3_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_4' +Circuit sky130_fd_sc_hd__nand3_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_4' +Circuit sky130_fd_sc_hd__nand3_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_4' +Circuit sky130_fd_sc_hd__nand2b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_4' +Circuit sky130_fd_sc_hd__nand2b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_4' +Circuit sky130_fd_sc_hd__nand2b_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_4' +Circuit sky130_fd_sc_hd__nand2b_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21boi_1' +Circuit sky130_fd_sc_hd__a21boi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_1' +Circuit sky130_fd_sc_hd__a21boi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_4' +Circuit sky130_fd_sc_hd__o21a_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_4' +Circuit sky130_fd_sc_hd__o21a_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_4' +Circuit sky130_fd_sc_hd__o21a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_4' +Circuit sky130_fd_sc_hd__o21a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31oi_1' +Circuit sky130_fd_sc_hd__a31oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_1' +Circuit sky130_fd_sc_hd__a31oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_1' +Circuit sky130_fd_sc_hd__nand4b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_1' +Circuit sky130_fd_sc_hd__nand4b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_4' +Circuit sky130_fd_sc_hd__nand3b_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_4' +Circuit sky130_fd_sc_hd__nand3b_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_4' +Circuit sky130_fd_sc_hd__nand3b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_4' +Circuit sky130_fd_sc_hd__nand3b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ba_1' +Circuit sky130_fd_sc_hd__o21ba_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ba_1' +Circuit sky130_fd_sc_hd__o21ba_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_2' +Circuit sky130_fd_sc_hd__nor4_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_2' +Circuit sky130_fd_sc_hd__nor4_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_2' +Circuit sky130_fd_sc_hd__nor4_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_2' +Circuit sky130_fd_sc_hd__nor4_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o311a_1' +Circuit sky130_fd_sc_hd__o311a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_1' +Circuit sky130_fd_sc_hd__o311a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_2' +Circuit sky130_fd_sc_hd__a2111o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_2' +Circuit sky130_fd_sc_hd__a2111o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_2' +Circuit sky130_fd_sc_hd__a2111o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_2' +Circuit sky130_fd_sc_hd__a2111o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_4' +Circuit sky130_fd_sc_hd__nand4b_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_4' +Circuit sky130_fd_sc_hd__nand4b_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_4' +Circuit sky130_fd_sc_hd__nand4b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_4' +Circuit sky130_fd_sc_hd__nand4b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a311oi_2' +Circuit sky130_fd_sc_hd__a311oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_2' +Circuit sky130_fd_sc_hd__a311oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a311oi_2' +Circuit sky130_fd_sc_hd__a311oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_2' +Circuit sky130_fd_sc_hd__a311oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xor2_1' +Circuit sky130_fd_sc_hd__xor2_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_1' +Circuit sky130_fd_sc_hd__xor2_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_4' +Circuit sky130_fd_sc_hd__o221a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_4' +Circuit sky130_fd_sc_hd__o221a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_4' +Circuit sky130_fd_sc_hd__o221a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_4' +Circuit sky130_fd_sc_hd__o221a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_4' +Circuit sky130_fd_sc_hd__a211o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_4' +Circuit sky130_fd_sc_hd__a211o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_4' +Circuit sky130_fd_sc_hd__a211o_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_4' +Circuit sky130_fd_sc_hd__a211o_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21bo_1' +Circuit sky130_fd_sc_hd__a21bo_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21bo_1' +Circuit sky130_fd_sc_hd__a21bo_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_4' +Circuit sky130_fd_sc_hd__a221o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_4' +Circuit sky130_fd_sc_hd__a221o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_4' +Circuit sky130_fd_sc_hd__a221o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_4' +Circuit sky130_fd_sc_hd__a221o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_4' +Circuit sky130_fd_sc_hd__and4b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_4' +Circuit sky130_fd_sc_hd__and4b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_4' +Circuit sky130_fd_sc_hd__and4b_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_4' +Circuit sky130_fd_sc_hd__and4b_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3b_1' +Circuit sky130_fd_sc_hd__nor3b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_1' +Circuit sky130_fd_sc_hd__nor3b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_4' +Circuit sky130_fd_sc_hd__nor3_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_4' +Circuit sky130_fd_sc_hd__nor3_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_4' +Circuit sky130_fd_sc_hd__nor3_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_4' +Circuit sky130_fd_sc_hd__nor3_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_4' +Circuit sky130_fd_sc_hd__a21oi_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_4' +Circuit sky130_fd_sc_hd__a21oi_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_4' +Circuit sky130_fd_sc_hd__a21oi_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_4' +Circuit sky130_fd_sc_hd__a21oi_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_4' +Circuit sky130_fd_sc_hd__a21o_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_4' +Circuit sky130_fd_sc_hd__a21o_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_4' +Circuit sky130_fd_sc_hd__a21o_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_4' +Circuit sky130_fd_sc_hd__a21o_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31oi_4' +Circuit sky130_fd_sc_hd__a31oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_4' +Circuit sky130_fd_sc_hd__a31oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31oi_4' +Circuit sky130_fd_sc_hd__a31oi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_4' +Circuit sky130_fd_sc_hd__a31oi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_4' +Circuit sky130_fd_sc_hd__a2111o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_4' +Circuit sky130_fd_sc_hd__a2111o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_4' +Circuit sky130_fd_sc_hd__a2111o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_4' +Circuit sky130_fd_sc_hd__a2111o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_6' +Circuit sky130_fd_sc_hd__inv_6 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_6' +Circuit sky130_fd_sc_hd__inv_6 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_6' +Circuit sky130_fd_sc_hd__inv_6 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_6' +Circuit sky130_fd_sc_hd__inv_6 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221oi_1' +Circuit sky130_fd_sc_hd__a221oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_1' +Circuit sky130_fd_sc_hd__a221oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'gpio_control_block' +Circuit gpio_control_block contains 215 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 8 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__and3b_2 instances: 1 + Class: gpio_logic_high instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 13 + Class: sky130_fd_sc_hd__inv_2 instances: 14 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 19 + Class: sky130_fd_sc_hd__macro_sparecell instances: 1 + Class: sky130_fd_sc_hd__dfbbn_2 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 42 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 13 + Class: sky130_fd_sc_hd__or2_0 instances: 13 + Class: sky130_fd_sc_hd__mux2_4 instances: 1 + Class: sky130_fd_sc_hd__and2_0 instances: 1 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__nand2b_2 instances: 14 + Class: sky130_fd_sc_hd__diode_2 instances: 39 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__o21ai_4 instances: 1 +Circuit contains 174 nets. +Contents of circuit 2: Circuit: 'gpio_control_block' +Circuit gpio_control_block contains 215 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 8 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__and3b_2 instances: 1 + Class: gpio_logic_high instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 13 + Class: sky130_fd_sc_hd__inv_2 instances: 14 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 19 + Class: sky130_fd_sc_hd__macro_sparecell instances: 1 + Class: sky130_fd_sc_hd__dfbbn_2 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 42 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 13 + Class: sky130_fd_sc_hd__or2_0 instances: 13 + Class: sky130_fd_sc_hd__mux2_4 instances: 1 + Class: sky130_fd_sc_hd__and2_0 instances: 1 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__nand2b_2 instances: 14 + Class: sky130_fd_sc_hd__diode_2 instances: 39 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__o21ai_4 instances: 1 +Circuit contains 174 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_control_block' +Circuit gpio_control_block contains 158 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 8 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__and3b_2 instances: 1 + Class: gpio_logic_high instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 13 + Class: sky130_fd_sc_hd__inv_2 instances: 14 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 19 + Class: sky130_fd_sc_hd__macro_sparecell instances: 1 + Class: sky130_fd_sc_hd__dfbbn_2 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 13 + Class: sky130_fd_sc_hd__or2_0 instances: 13 + Class: sky130_fd_sc_hd__mux2_4 instances: 1 + Class: sky130_fd_sc_hd__and2_0 instances: 1 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__nand2b_2 instances: 14 + Class: sky130_fd_sc_hd__diode_2 instances: 23 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__o21ai_4 instances: 1 +Circuit contains 174 nets. +Contents of circuit 2: Circuit: 'gpio_control_block' +Circuit gpio_control_block contains 158 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 8 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__and3b_2 instances: 1 + Class: gpio_logic_high instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 13 + Class: sky130_fd_sc_hd__inv_2 instances: 14 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 19 + Class: sky130_fd_sc_hd__macro_sparecell instances: 1 + Class: sky130_fd_sc_hd__dfbbn_2 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 13 + Class: sky130_fd_sc_hd__or2_0 instances: 13 + Class: sky130_fd_sc_hd__mux2_4 instances: 1 + Class: sky130_fd_sc_hd__and2_0 instances: 1 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__nand2b_2 instances: 14 + Class: sky130_fd_sc_hd__diode_2 instances: 23 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__o21ai_4 instances: 1 +Circuit contains 174 nets. + +Circuit 1 contains 158 devices, Circuit 2 contains 158 devices. +Circuit 1 contains 174 nets, Circuit 2 contains 174 nets. + + +Contents of circuit 1: Circuit: 'gpio_defaults_block_0403' +Circuit gpio_defaults_block_0403 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_0403' +Circuit gpio_defaults_block_0403 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_defaults_block_0403' +Circuit gpio_defaults_block_0403 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_0403' +Circuit gpio_defaults_block_0403 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. + +Circuit 1 contains 17 devices, Circuit 2 contains 17 devices. +Circuit 1 contains 28 nets, Circuit 2 contains 28 nets. + + +Contents of circuit 1: Circuit: 'digital_pll' +Circuit digital_pll contains 625 device instances. + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_2 instances: 14 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 2 + Class: sky130_fd_sc_hd__nand4_2 instances: 1 + Class: sky130_fd_sc_hd__buf_2 instances: 32 + Class: sky130_fd_sc_hd__and3b_2 instances: 2 + Class: sky130_fd_sc_hd__xor2_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 3 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 23 + Class: sky130_fd_sc_hd__inv_2 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 12 + Class: sky130_fd_sc_hd__nand3_2 instances: 3 + Class: sky130_fd_sc_hd__o21ba_2 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__a21boi_2 instances: 1 + Class: sky130_fd_sc_hd__nand4b_2 instances: 1 + Class: sky130_fd_sc_hd__clkinv_1 instances: 13 + Class: sky130_fd_sc_hd__clkinv_2 instances: 2 + Class: sky130_fd_sc_hd__clkinv_8 instances: 2 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__decap_3 instances: 105 + Class: sky130_fd_sc_hd__decap_4 instances: 85 + Class: sky130_fd_sc_hd__decap_6 instances: 7 + Class: sky130_fd_sc_hd__decap_8 instances: 6 + Class: sky130_fd_sc_hd__or2_2 instances: 1 + Class: sky130_fd_sc_hd__einvp_1 instances: 1 + Class: sky130_fd_sc_hd__einvp_2 instances: 26 + Class: sky130_fd_sc_hd__nand2_2 instances: 20 + Class: sky130_fd_sc_hd__nand3b_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 11 + Class: sky130_fd_sc_hd__and2_2 instances: 14 + Class: sky130_fd_sc_hd__o32a_2 instances: 1 + Class: sky130_fd_sc_hd__o22a_2 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 11 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o211a_2 instances: 7 + Class: sky130_fd_sc_hd__nand2b_2 instances: 7 + Class: sky130_fd_sc_hd__diode_2 instances: 56 + Class: sky130_fd_sc_hd__a211o_2 instances: 3 + Class: sky130_fd_sc_hd__o2111a_2 instances: 2 + Class: sky130_fd_sc_hd__a32o_2 instances: 6 + Class: sky130_fd_sc_hd__a22o_2 instances: 7 + Class: sky130_fd_sc_hd__o31a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_2 instances: 5 + Class: sky130_fd_sc_hd__einvn_4 instances: 13 + Class: sky130_fd_sc_hd__einvn_8 instances: 13 + Class: sky130_fd_sc_hd__and4b_2 instances: 2 + Class: sky130_fd_sc_hd__o21ai_2 instances: 6 + Class: sky130_fd_sc_hd__a21oi_2 instances: 5 + Class: sky130_fd_sc_hd__nor2_2 instances: 42 +Circuit contains 374 nets. +Contents of circuit 2: Circuit: 'digital_pll' +Circuit digital_pll contains 625 device instances. + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_2 instances: 14 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 2 + Class: sky130_fd_sc_hd__nand4_2 instances: 1 + Class: sky130_fd_sc_hd__buf_2 instances: 32 + Class: sky130_fd_sc_hd__and3b_2 instances: 2 + Class: sky130_fd_sc_hd__xor2_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 3 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 23 + Class: sky130_fd_sc_hd__inv_2 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 12 + Class: sky130_fd_sc_hd__nand3_2 instances: 3 + Class: sky130_fd_sc_hd__o21ba_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__a21boi_2 instances: 1 + Class: sky130_fd_sc_hd__nand4b_2 instances: 1 + Class: sky130_fd_sc_hd__clkinv_1 instances: 13 + Class: sky130_fd_sc_hd__clkinv_2 instances: 2 + Class: sky130_fd_sc_hd__clkinv_8 instances: 2 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__decap_3 instances: 105 + Class: sky130_fd_sc_hd__decap_4 instances: 85 + Class: sky130_fd_sc_hd__decap_6 instances: 7 + Class: sky130_fd_sc_hd__decap_8 instances: 6 + Class: sky130_fd_sc_hd__or2_2 instances: 1 + Class: sky130_fd_sc_hd__einvp_1 instances: 1 + Class: sky130_fd_sc_hd__einvp_2 instances: 26 + Class: sky130_fd_sc_hd__nand2_2 instances: 20 + Class: sky130_fd_sc_hd__nand3b_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 11 + Class: sky130_fd_sc_hd__and2_2 instances: 14 + Class: sky130_fd_sc_hd__o32a_2 instances: 1 + Class: sky130_fd_sc_hd__o22a_2 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 11 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o211a_2 instances: 7 + Class: sky130_fd_sc_hd__nand2b_2 instances: 7 + Class: sky130_fd_sc_hd__diode_2 instances: 56 + Class: sky130_fd_sc_hd__a211o_2 instances: 3 + Class: sky130_fd_sc_hd__o2111a_2 instances: 2 + Class: sky130_fd_sc_hd__a32o_2 instances: 6 + Class: sky130_fd_sc_hd__a22o_2 instances: 7 + Class: sky130_fd_sc_hd__o31a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_2 instances: 5 + Class: sky130_fd_sc_hd__einvn_4 instances: 13 + Class: sky130_fd_sc_hd__einvn_8 instances: 13 + Class: sky130_fd_sc_hd__and4b_2 instances: 2 + Class: sky130_fd_sc_hd__o21ai_2 instances: 6 + Class: sky130_fd_sc_hd__a21oi_2 instances: 5 + Class: sky130_fd_sc_hd__nor2_2 instances: 42 +Circuit contains 374 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'digital_pll' +Circuit digital_pll contains 405 device instances. + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_2 instances: 14 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 2 + Class: sky130_fd_sc_hd__nand4_2 instances: 1 + Class: sky130_fd_sc_hd__buf_2 instances: 32 + Class: sky130_fd_sc_hd__and3b_2 instances: 2 + Class: sky130_fd_sc_hd__xor2_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 23 + Class: sky130_fd_sc_hd__inv_2 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 12 + Class: sky130_fd_sc_hd__nand3_2 instances: 3 + Class: sky130_fd_sc_hd__o21ba_2 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__a21boi_2 instances: 1 + Class: sky130_fd_sc_hd__nand4b_2 instances: 1 + Class: sky130_fd_sc_hd__clkinv_1 instances: 13 + Class: sky130_fd_sc_hd__clkinv_2 instances: 2 + Class: sky130_fd_sc_hd__clkinv_8 instances: 2 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__or2_2 instances: 1 + Class: sky130_fd_sc_hd__einvp_1 instances: 1 + Class: sky130_fd_sc_hd__einvp_2 instances: 26 + Class: sky130_fd_sc_hd__nand2_2 instances: 20 + Class: sky130_fd_sc_hd__nand3b_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 11 + Class: sky130_fd_sc_hd__and2_2 instances: 14 + Class: sky130_fd_sc_hd__o32a_2 instances: 1 + Class: sky130_fd_sc_hd__o22a_2 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 11 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o211a_2 instances: 7 + Class: sky130_fd_sc_hd__nand2b_2 instances: 7 + Class: sky130_fd_sc_hd__diode_2 instances: 37 + Class: sky130_fd_sc_hd__a211o_2 instances: 3 + Class: sky130_fd_sc_hd__o2111a_2 instances: 2 + Class: sky130_fd_sc_hd__a32o_2 instances: 6 + Class: sky130_fd_sc_hd__a22o_2 instances: 7 + Class: sky130_fd_sc_hd__o31a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_2 instances: 5 + Class: sky130_fd_sc_hd__einvn_4 instances: 13 + Class: sky130_fd_sc_hd__einvn_8 instances: 13 + Class: sky130_fd_sc_hd__and4b_2 instances: 2 + Class: sky130_fd_sc_hd__o21ai_2 instances: 6 + Class: sky130_fd_sc_hd__a21oi_2 instances: 5 + Class: sky130_fd_sc_hd__nor2_2 instances: 42 +Circuit contains 374 nets. +Contents of circuit 2: Circuit: 'digital_pll' +Circuit digital_pll contains 405 device instances. + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_2 instances: 14 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 2 + Class: sky130_fd_sc_hd__nand4_2 instances: 1 + Class: sky130_fd_sc_hd__buf_2 instances: 32 + Class: sky130_fd_sc_hd__and3b_2 instances: 2 + Class: sky130_fd_sc_hd__xor2_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 23 + Class: sky130_fd_sc_hd__inv_2 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 12 + Class: sky130_fd_sc_hd__nand3_2 instances: 3 + Class: sky130_fd_sc_hd__o21ba_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__a21boi_2 instances: 1 + Class: sky130_fd_sc_hd__nand4b_2 instances: 1 + Class: sky130_fd_sc_hd__clkinv_1 instances: 13 + Class: sky130_fd_sc_hd__clkinv_2 instances: 2 + Class: sky130_fd_sc_hd__clkinv_8 instances: 2 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__or2_2 instances: 1 + Class: sky130_fd_sc_hd__einvp_1 instances: 1 + Class: sky130_fd_sc_hd__einvp_2 instances: 26 + Class: sky130_fd_sc_hd__nand2_2 instances: 20 + Class: sky130_fd_sc_hd__nand3b_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 11 + Class: sky130_fd_sc_hd__and2_2 instances: 14 + Class: sky130_fd_sc_hd__o32a_2 instances: 1 + Class: sky130_fd_sc_hd__o22a_2 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 11 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o211a_2 instances: 7 + Class: sky130_fd_sc_hd__nand2b_2 instances: 7 + Class: sky130_fd_sc_hd__diode_2 instances: 37 + Class: sky130_fd_sc_hd__a211o_2 instances: 3 + Class: sky130_fd_sc_hd__o2111a_2 instances: 2 + Class: sky130_fd_sc_hd__a32o_2 instances: 6 + Class: sky130_fd_sc_hd__a22o_2 instances: 7 + Class: sky130_fd_sc_hd__o31a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_2 instances: 5 + Class: sky130_fd_sc_hd__einvn_4 instances: 13 + Class: sky130_fd_sc_hd__einvn_8 instances: 13 + Class: sky130_fd_sc_hd__and4b_2 instances: 2 + Class: sky130_fd_sc_hd__o21ai_2 instances: 6 + Class: sky130_fd_sc_hd__a21oi_2 instances: 5 + Class: sky130_fd_sc_hd__nor2_2 instances: 42 +Circuit contains 374 nets. + +Circuit 1 contains 405 devices, Circuit 2 contains 405 devices. +Circuit 1 contains 374 nets, Circuit 2 contains 374 nets. + + +Contents of circuit 1: Circuit: 'chip_io_alt' +Circuit chip_io_alt contains 33684 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1224 + Class: sky130_fd_io__com_cclat instances: 33 + Class: constant_block instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1122 + Class: sky130_fd_io__res250only_small instances: 69 + Class: sky130_fd_io__nand2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 70 + Class: sky130_fd_io__gpiov2_octl_mux instances: 33 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 957 + Class: sky130_fd_io__nor2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__pfet_01v8 instances: 309 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 13027 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 12 + Class: sky130_fd_pr__res_generic_po instances: 508 + Class: sky130_fd_io__res75only_small instances: 594 + Class: sky130_fd_io__inv_1 instances: 496 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 9966 + Class: sky130_fd_pr__res_generic_m1 instances: 2472 + Class: sky130_fd_pr__res_generic_m2 instances: 1150 + Class: sky130_fd_pr__res_generic_m3 instances: 48 + Class: sky130_fd_pr__res_generic_m4 instances: 33 + Class: sky130_fd_pr__res_generic_m5 instances: 29 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 33 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1126 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 33 +Circuit contains 21174 nets, and 8 disconnected pins. +Contents of circuit 2: Circuit: 'chip_io_alt' +Circuit chip_io_alt contains 33684 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1224 + Class: sky130_fd_io__com_cclat instances: 33 + Class: constant_block instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1122 + Class: sky130_fd_io__res250only_small instances: 69 + Class: sky130_fd_io__nand2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 70 + Class: sky130_fd_io__gpiov2_octl_mux instances: 33 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 957 + Class: sky130_fd_io__nor2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__pfet_01v8 instances: 309 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 13027 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 12 + Class: sky130_fd_pr__res_generic_po instances: 508 + Class: sky130_fd_io__res75only_small instances: 594 + Class: sky130_fd_io__inv_1 instances: 496 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 9966 + Class: sky130_fd_pr__res_generic_m1 instances: 2472 + Class: sky130_fd_pr__res_generic_m2 instances: 1150 + Class: sky130_fd_pr__res_generic_m3 instances: 48 + Class: sky130_fd_pr__res_generic_m4 instances: 33 + Class: sky130_fd_pr__res_generic_m5 instances: 29 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 33 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1126 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 33 +Circuit contains 21696 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'chip_io_alt' +Circuit chip_io_alt contains 33545 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1224 + Class: sky130_fd_io__com_cclat instances: 33 + Class: constant_block instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1122 + Class: sky130_fd_io__res250only_small instances: 69 + Class: sky130_fd_io__nand2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 70 + Class: sky130_fd_io__gpiov2_octl_mux instances: 33 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 957 + Class: sky130_fd_io__nor2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__pfet_01v8 instances: 309 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 12995 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 508 + Class: sky130_fd_io__res75only_small instances: 594 + Class: sky130_fd_io__inv_1 instances: 496 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 9934 + Class: sky130_fd_pr__res_generic_m1 instances: 2407 + Class: sky130_fd_pr__res_generic_m2 instances: 1150 + Class: sky130_fd_pr__res_generic_m3 instances: 44 + Class: sky130_fd_pr__res_generic_m4 instances: 33 + Class: sky130_fd_pr__res_generic_m5 instances: 29 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 33 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1126 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 33 +Circuit contains 21174 nets, and 8 disconnected pins. +Contents of circuit 2: Circuit: 'chip_io_alt' +Circuit chip_io_alt contains 33545 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1224 + Class: sky130_fd_io__com_cclat instances: 33 + Class: constant_block instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1122 + Class: sky130_fd_io__res250only_small instances: 69 + Class: sky130_fd_io__nand2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 70 + Class: sky130_fd_io__gpiov2_octl_mux instances: 33 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 957 + Class: sky130_fd_io__nor2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__pfet_01v8 instances: 309 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 12995 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 508 + Class: sky130_fd_io__res75only_small instances: 594 + Class: sky130_fd_io__inv_1 instances: 496 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 9934 + Class: sky130_fd_pr__res_generic_m1 instances: 2407 + Class: sky130_fd_pr__res_generic_m2 instances: 1150 + Class: sky130_fd_pr__res_generic_m3 instances: 44 + Class: sky130_fd_pr__res_generic_m4 instances: 33 + Class: sky130_fd_pr__res_generic_m5 instances: 29 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 33 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1126 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 33 +Circuit contains 21696 nets. + +Circuit 1 contains 33545 devices, Circuit 2 contains 33545 devices. +Circuit 1 contains 19333 nets, Circuit 2 contains 19333 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +No more changes can be made to series/parallel networks. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +No more changes can be made to series/parallel networks. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +No more changes can be made to series/parallel networks. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. + Flattening non-matched subcircuits chip_io_alt chip_io_alt + +Flattening instances of chip_io_alt in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of chip_io_alt in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 510156 device instances. + Class: I9_sky130_fd_sc_hd__a41o_2 instances: 4 + Class: I9_sky130_fd_sc_hd__a41o_4 instances: 2 + Class: I9_sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: I9_sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: I9_sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: I9_sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: I9_sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: I9_sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: I9_sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: I9_sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: I9_sky130_fd_sc_hd__a31o_4 instances: 17 + Class: sky130_fd_pr__nfet_01v8 instances: 232401 + Class: I9_sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: I9_sky130_fd_sc_hd__a311o_2 instances: 6 + Class: I9_sky130_fd_sc_hd__o22a_4 instances: 3 + Class: I9_sky130_fd_sc_hd__a311o_4 instances: 5 + Class: I9_sky130_fd_sc_hd__xor2_4 instances: 6 + Class: I9_sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: I9_sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: I9_sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: I9_sky130_fd_sc_hd__or3b_1 instances: 156 + Class: I9_sky130_fd_sc_hd__or3b_2 instances: 11 + Class: I9_sky130_fd_sc_hd__or3b_4 instances: 24 + Class: I9_sky130_fd_sc_hd__and4_4 instances: 32 + Class: I9_sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: I9_sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: I9_sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: I9_sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: I9_sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: I9_sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: I9_sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: I9_sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: I9_sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: I9_sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: I9_sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: I9_sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: I9_sky130_fd_sc_hd__nand4_4 instances: 18 + Class: I9_sky130_fd_sc_hd__o41a_2 instances: 9 + Class: I9_sky130_fd_sc_hd__o41a_4 instances: 11 + Class: I9_sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: I9_RAM256 instances: 1 + Class: I9_sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: I9_sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: I9_sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: I9_sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: I9_sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: I9_sky130_fd_sc_hd__and4bb_4 instances: 14 + Class: I9_sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 232527 + Class: I9_sky130_fd_sc_hd__mux4_1 instances: 76 + Class: I9_sky130_fd_sc_hd__mux4_2 instances: 18 + Class: I9_sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: I9_sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: I9_sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: I9_sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: I9_sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: I9_sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: I9_sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: I9_sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: I9_sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 42630 + Class: I9_sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: I9_sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: I9_sky130_fd_sc_hd__or2_1 instances: 204 + Class: I9_sky130_fd_sc_hd__or2_4 instances: 26 + Class: I9_RAM128 instances: 1 + Class: sky130_fd_pr__res_generic_po instances: 22 + Class: I9_sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: I9_sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: I9_sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: I9_sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: I9_sky130_fd_sc_hd__a32o_4 instances: 8 + Class: I9_sky130_fd_sc_hd__o211a_4 instances: 5 + Class: I9_sky130_fd_sc_hd__a22o_4 instances: 47 + Class: I9_sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: I9_sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: I9_sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: I9_sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: I9_sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: I9_sky130_fd_sc_hd__or4b_1 instances: 168 + Class: I9_sky130_fd_sc_hd__or4b_2 instances: 21 + Class: I9_sky130_fd_sc_hd__or4b_4 instances: 35 + Class: I9_sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: I9_sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: I9_sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: I9_sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__o311a_2 instances: 6 + Class: I9_sky130_fd_sc_hd__o311a_4 instances: 2 +Circuit contains 120860 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 138585 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 22 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 7 + Class: sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: sky130_fd_sc_hd__a41o_1 instances: 183 + Class: sky130_fd_sc_hd__a41o_2 instances: 4 + Class: sky130_fd_sc_hd__a41o_4 instances: 2 + Class: sky130_fd_sc_hd__a31o_1 instances: 443 + Class: sky130_fd_sc_hd__a31o_2 instances: 39 + Class: sky130_fd_sc_hd__a31o_4 instances: 17 + Class: sky130_fd_sc_hd__a21o_1 instances: 734 + Class: sky130_fd_sc_hd__a21o_2 instances: 17 + Class: sky130_fd_sc_hd__a21o_4 instances: 8 + Class: sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 590 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 3482 + Class: sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: sky130_fd_sc_hd__o31ai_1 instances: 15 + Class: sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 4 + Class: sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: sky130_fd_sc_hd__a31oi_1 instances: 39 + Class: sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: sky130_fd_sc_hd__nand4_1 instances: 45 + Class: sky130_fd_sc_hd__nand4_2 instances: 25 + Class: sky130_fd_sc_hd__buf_2 instances: 29 + Class: sky130_fd_sc_hd__a31oi_4 instances: 16 + Class: sky130_fd_sc_hd__nand4_4 instances: 18 + Class: sky130_fd_sc_hd__buf_4 instances: 933 + Class: sky130_fd_sc_hd__buf_6 instances: 1505 + Class: sky130_fd_sc_hd__buf_8 instances: 470 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 79 + Class: sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: sky130_fd_sc_hd__and3b_1 instances: 67 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 5 + Class: sky130_fd_sc_hd__xor2_1 instances: 36 + Class: sky130_fd_sc_hd__xor2_2 instances: 13 + Class: sky130_fd_sc_hd__xor2_4 instances: 6 + Class: sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: sky130_fd_sc_hd__mux4_1 instances: 76 + Class: sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: sky130_fd_sc_hd__mux4_2 instances: 18 + Class: sky130_ef_sc_hd__decap_12 instances: 37111 + Class: sky130_fd_sc_hd__and4_1 instances: 151 + Class: sky130_fd_sc_hd__and4_2 instances: 34 + Class: sky130_fd_sc_hd__and4_4 instances: 32 + Class: sky130_fd_sc_hd__inv_2 instances: 339 + Class: sky130_fd_sc_hd__inv_4 instances: 6 + Class: sky130_fd_sc_hd__inv_6 instances: 13 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 101 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 51 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 70 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 252 + Class: sky130_fd_sc_hd__nand3_1 instances: 27 + Class: sky130_fd_sc_hd__nand3_2 instances: 14 + Class: sky130_fd_sc_hd__nand3_4 instances: 9 + Class: sky130_fd_sc_hd__o21ba_1 instances: 146 + Class: sky130_fd_sc_hd__o21ba_2 instances: 3 + Class: sky130_fd_sc_hd__and2b_1 instances: 24 + Class: sky130_fd_sc_hd__conb_1 instances: 11 + Class: sky130_fd_sc_hd__and2b_2 instances: 6 + Class: sky130_fd_sc_hd__and2b_4 instances: 7 + Class: sky130_fd_sc_hd__a21boi_1 instances: 18 + Class: sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: sky130_fd_sc_hd__nand4b_1 instances: 2 + Class: sky130_fd_sc_hd__nand4b_4 instances: 3 + Class: sky130_fd_sc_hd__buf_12 instances: 831 + Class: sky130_fd_sc_hd__a21bo_1 instances: 47 + Class: sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: sky130_fd_sc_hd__a221oi_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 21 + Class: sky130_fd_sc_hd__clkinv_8 instances: 10 + Class: sky130_fd_sc_hd__and3_1 instances: 313 + Class: sky130_fd_sc_hd__and3_2 instances: 55 + Class: sky130_fd_sc_hd__and3_4 instances: 41 + Class: sky130_fd_sc_hd__a2111o_1 instances: 19 + Class: sky130_fd_sc_hd__a2111o_4 instances: 4 + Class: RAM256 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 9728 + Class: sky130_fd_sc_hd__decap_4 instances: 10200 + Class: sky130_fd_sc_hd__decap_6 instances: 6743 + Class: sky130_fd_sc_hd__decap_8 instances: 7953 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 499 + Class: sky130_fd_sc_hd__or2_1 instances: 204 + Class: sky130_fd_sc_hd__or2_2 instances: 19 + Class: sky130_fd_sc_hd__or2_4 instances: 26 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 7 + Class: sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 336 + Class: sky130_fd_sc_hd__nand2_2 instances: 42 + Class: sky130_fd_sc_hd__nand2_4 instances: 20 + Class: sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_8 instances: 13 + Class: sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: sky130_fd_sc_hd__nand3b_1 instances: 12 + Class: sky130_fd_sc_hd__nand3b_2 instances: 12 + Class: sky130_fd_sc_hd__mux2_1 instances: 3149 + Class: sky130_fd_sc_hd__nand3b_4 instances: 4 + Class: sky130_fd_sc_hd__mux2_2 instances: 40 + Class: sky130_fd_sc_hd__mux2_4 instances: 23 + Class: sky130_fd_sc_hd__mux2_8 instances: 6 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 11 + Class: sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 105 + Class: sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: sky130_fd_sc_hd__and2_2 instances: 12 + Class: sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: sky130_fd_sc_hd__and2_4 instances: 13 + Class: sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: sky130_fd_sc_hd__or4b_1 instances: 168 + Class: sky130_fd_sc_hd__or4b_2 instances: 21 + Class: sky130_fd_sc_hd__or4b_4 instances: 35 + Class: sky130_fd_sc_hd__nor4_1 instances: 29 + Class: sky130_fd_sc_hd__nor4_2 instances: 14 + Class: sky130_fd_sc_hd__nor4_4 instances: 18 + Class: sky130_fd_sc_hd__inv_12 instances: 14 + Class: sky130_fd_sc_hd__o32a_1 instances: 27 + Class: sky130_fd_sc_hd__o22a_1 instances: 61 + Class: sky130_fd_sc_hd__o22a_2 instances: 6 + Class: sky130_fd_sc_hd__o22a_4 instances: 3 + Class: sky130_fd_sc_hd__xnor2_1 instances: 28 + Class: sky130_fd_sc_hd__xnor2_2 instances: 5 + Class: sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: sky130_fd_sc_hd__nor3b_1 instances: 4 + Class: sky130_fd_sc_hd__nor3b_2 instances: 3 + Class: sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 293 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o21bai_1 instances: 7 + Class: sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: sky130_fd_sc_hd__o211a_1 instances: 1013 + Class: sky130_fd_sc_hd__o211a_2 instances: 23 + Class: sky130_fd_sc_hd__o211a_4 instances: 5 + Class: sky130_fd_sc_hd__nand2b_1 instances: 65 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 16 + Class: sky130_fd_sc_hd__diode_2 instances: 42630 + Class: sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: sky130_fd_sc_hd__a311oi_2 instances: 5 + Class: sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: sky130_fd_sc_hd__a221o_1 instances: 282 + Class: sky130_fd_sc_hd__a221o_2 instances: 36 + Class: sky130_fd_sc_hd__a221o_4 instances: 45 + Class: sky130_fd_sc_hd__a211o_1 instances: 529 + Class: sky130_fd_sc_hd__a211o_2 instances: 15 + Class: sky130_fd_sc_hd__a211o_4 instances: 25 + Class: sky130_fd_sc_hd__o2111a_1 instances: 84 + Class: sky130_fd_sc_hd__o2111a_2 instances: 5 + Class: sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: sky130_fd_sc_hd__or3b_1 instances: 156 + Class: sky130_fd_sc_hd__or3b_2 instances: 11 + Class: sky130_fd_sc_hd__or3b_4 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 25 + Class: sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 45 + Class: sky130_fd_sc_hd__nor3_2 instances: 17 + Class: sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: sky130_fd_sc_hd__nor3_4 instances: 4 + Class: sky130_fd_sc_hd__a32o_1 instances: 171 + Class: sky130_fd_sc_hd__a32o_2 instances: 8 + Class: sky130_fd_sc_hd__a32o_4 instances: 8 + Class: RAM128 instances: 1 + Class: sky130_fd_sc_hd__o41a_1 instances: 27 + Class: sky130_fd_sc_hd__o41a_2 instances: 9 + Class: sky130_fd_sc_hd__o41a_4 instances: 11 + Class: sky130_fd_sc_hd__a22o_1 instances: 416 + Class: sky130_fd_sc_hd__a22o_2 instances: 77 + Class: sky130_fd_sc_hd__a22o_4 instances: 47 + Class: sky130_fd_sc_hd__o31a_1 instances: 241 + Class: sky130_fd_sc_hd__o31a_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_4 instances: 13 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 56 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: sky130_fd_sc_hd__o21a_1 instances: 303 + Class: sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 23 + Class: sky130_fd_sc_hd__o21a_4 instances: 7 + Class: sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 300 + Class: sky130_fd_sc_hd__o311a_2 instances: 6 + Class: sky130_fd_sc_hd__o311a_4 instances: 2 + Class: sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 46 + Class: sky130_fd_sc_hd__o21ai_1 instances: 388 + Class: sky130_fd_sc_hd__and4b_2 instances: 12 + Class: sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: sky130_fd_sc_hd__o21ai_2 instances: 37 + Class: sky130_fd_sc_hd__and4b_4 instances: 29 + Class: sky130_fd_sc_hd__o21ai_4 instances: 43 + Class: sky130_fd_sc_hd__a21oi_1 instances: 299 + Class: sky130_fd_sc_hd__a21oi_2 instances: 22 + Class: sky130_fd_sc_hd__a311o_1 instances: 165 + Class: sky130_fd_sc_hd__a21oi_4 instances: 38 + Class: sky130_fd_sc_hd__a311o_2 instances: 6 + Class: sky130_fd_sc_hd__a311o_4 instances: 5 + Class: sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: sky130_fd_sc_hd__o211ai_4 instances: 12 + Class: sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: sky130_fd_sc_hd__and4bb_1 instances: 21 + Class: sky130_fd_sc_hd__and4bb_2 instances: 11 + Class: sky130_fd_sc_hd__and4bb_4 instances: 14 + Class: sky130_fd_sc_hd__nor2_1 instances: 217 + Class: sky130_fd_sc_hd__nor2_2 instances: 38 + Class: sky130_fd_sc_hd__nor2_4 instances: 25 + Class: sky130_fd_sc_hd__nor2_8 instances: 12 +Circuit contains 24511 nets, and 3 disconnected pins. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 510156 device instances. + Class: I9_sky130_fd_sc_hd__a41o_2 instances: 4 + Class: I9_sky130_fd_sc_hd__a41o_4 instances: 2 + Class: I9_sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: I9_sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: I9_sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: I9_sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: I9_sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: I9_sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: I9_sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: I9_sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: I9_sky130_fd_sc_hd__a31o_4 instances: 17 + Class: sky130_fd_pr__nfet_01v8 instances: 232401 + Class: I9_sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: I9_sky130_fd_sc_hd__a311o_2 instances: 6 + Class: I9_sky130_fd_sc_hd__o22a_4 instances: 3 + Class: I9_sky130_fd_sc_hd__a311o_4 instances: 5 + Class: I9_sky130_fd_sc_hd__xor2_4 instances: 6 + Class: I9_sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: I9_sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: I9_sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: I9_sky130_fd_sc_hd__or3b_1 instances: 156 + Class: I9_sky130_fd_sc_hd__or3b_2 instances: 11 + Class: I9_sky130_fd_sc_hd__or3b_4 instances: 24 + Class: I9_sky130_fd_sc_hd__and4_4 instances: 32 + Class: I9_sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: I9_sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: I9_sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: I9_sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: I9_sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: I9_sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: I9_sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: I9_sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: I9_sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: I9_sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: I9_sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: I9_sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: I9_sky130_fd_sc_hd__nand4_4 instances: 18 + Class: I9_sky130_fd_sc_hd__o41a_2 instances: 9 + Class: I9_sky130_fd_sc_hd__o41a_4 instances: 11 + Class: I9_sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: I9_RAM256 instances: 1 + Class: I9_sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: I9_sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: I9_sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: I9_sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: I9_sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: I9_sky130_fd_sc_hd__and4bb_4 instances: 14 + Class: I9_sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 232527 + Class: I9_sky130_fd_sc_hd__mux4_1 instances: 76 + Class: I9_sky130_fd_sc_hd__mux4_2 instances: 18 + Class: I9_sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: I9_sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: I9_sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: I9_sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: I9_sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: I9_sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: I9_sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: I9_sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: I9_sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 42630 + Class: I9_sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: I9_sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: I9_sky130_fd_sc_hd__or2_1 instances: 204 + Class: I9_sky130_fd_sc_hd__or2_4 instances: 26 + Class: I9_RAM128 instances: 1 + Class: sky130_fd_pr__res_generic_po instances: 22 + Class: I9_sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: I9_sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: I9_sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: I9_sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: I9_sky130_fd_sc_hd__a32o_4 instances: 8 + Class: I9_sky130_fd_sc_hd__o211a_4 instances: 5 + Class: I9_sky130_fd_sc_hd__a22o_4 instances: 47 + Class: I9_sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: I9_sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: I9_sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: I9_sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: I9_sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: I9_sky130_fd_sc_hd__or4b_1 instances: 168 + Class: I9_sky130_fd_sc_hd__or4b_2 instances: 21 + Class: I9_sky130_fd_sc_hd__or4b_4 instances: 35 + Class: I9_sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: I9_sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: I9_sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: I9_sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__o311a_2 instances: 6 + Class: I9_sky130_fd_sc_hd__o311a_4 instances: 2 +Circuit contains 120860 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 418226 device instances. + Class: sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: sky130_fd_sc_hd__a41o_2 instances: 4 + Class: sky130_fd_sc_hd__a41o_4 instances: 2 + Class: sky130_fd_pr__nfet_01v8 instances: 186546 + Class: sky130_fd_sc_hd__a31o_4 instances: 17 + Class: sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: sky130_fd_sc_hd__nand4_4 instances: 18 + Class: sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: sky130_fd_sc_hd__xor2_4 instances: 6 + Class: sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: sky130_fd_sc_hd__mux4_1 instances: 76 + Class: sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: sky130_fd_sc_hd__mux4_2 instances: 18 + Class: sky130_fd_sc_hd__and4_4 instances: 32 + Class: sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: RAM256 instances: 1 + Class: sky130_fd_sc_hd__or2_1 instances: 204 + Class: sky130_fd_sc_hd__or2_4 instances: 26 + Class: sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 186452 + Class: sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: sky130_fd_sc_hd__or4b_1 instances: 168 + Class: sky130_fd_sc_hd__or4b_2 instances: 21 + Class: sky130_fd_sc_hd__or4b_4 instances: 35 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 42630 + Class: sky130_fd_sc_hd__o22a_4 instances: 3 + Class: sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: sky130_fd_sc_hd__o211a_4 instances: 5 + Class: sky130_fd_pr__res_generic_po instances: 22 + Class: sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: sky130_fd_sc_hd__or3b_1 instances: 156 + Class: sky130_fd_sc_hd__or3b_2 instances: 11 + Class: sky130_fd_sc_hd__or3b_4 instances: 24 + Class: sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: sky130_fd_sc_hd__a32o_4 instances: 8 + Class: RAM128 instances: 1 + Class: sky130_fd_sc_hd__o41a_2 instances: 9 + Class: sky130_fd_sc_hd__o41a_4 instances: 11 + Class: sky130_fd_sc_hd__a22o_4 instances: 47 + Class: sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_2 instances: 6 + Class: sky130_fd_sc_hd__o311a_4 instances: 2 + Class: sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: sky130_fd_sc_hd__a311o_2 instances: 6 + Class: sky130_fd_sc_hd__a311o_4 instances: 5 + Class: sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: sky130_fd_sc_hd__and4bb_4 instances: 14 +Circuit contains 120860 nets, and 3 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 240761 device instances. + Class: I9_sky130_fd_sc_hd__a41o_2 instances: 4 + Class: I9_sky130_fd_sc_hd__a41o_4 instances: 2 + Class: I9_sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: I9_sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: I9_sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: I9_sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: I9_sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: I9_sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: I9_sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: I9_sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: I9_sky130_fd_sc_hd__a31o_4 instances: 17 + Class: sky130_fd_pr__nfet_01v8 instances: 114812 + Class: I9_sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: I9_sky130_fd_sc_hd__a311o_2 instances: 6 + Class: I9_sky130_fd_sc_hd__o22a_4 instances: 3 + Class: I9_sky130_fd_sc_hd__a311o_4 instances: 5 + Class: I9_sky130_fd_sc_hd__xor2_4 instances: 6 + Class: I9_sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: I9_sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: I9_sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: I9_sky130_fd_sc_hd__or3b_1 instances: 156 + Class: I9_sky130_fd_sc_hd__or3b_2 instances: 11 + Class: I9_sky130_fd_sc_hd__or3b_4 instances: 24 + Class: I9_sky130_fd_sc_hd__and4_4 instances: 32 + Class: I9_sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: I9_sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: I9_sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: I9_sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: I9_sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: I9_sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: I9_sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: I9_sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: I9_sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: I9_sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: I9_sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: I9_sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: I9_sky130_fd_sc_hd__nand4_4 instances: 18 + Class: I9_sky130_fd_sc_hd__o41a_2 instances: 9 + Class: I9_sky130_fd_sc_hd__o41a_4 instances: 11 + Class: I9_sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: I9_RAM256 instances: 1 + Class: I9_sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: I9_sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: I9_sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: I9_sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: I9_sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: I9_sky130_fd_sc_hd__and4bb_4 instances: 14 + Class: I9_sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 114718 + Class: I9_sky130_fd_sc_hd__mux4_1 instances: 76 + Class: I9_sky130_fd_sc_hd__mux4_2 instances: 18 + Class: I9_sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: I9_sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: I9_sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: I9_sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: I9_sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: I9_sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: I9_sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: I9_sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: I9_sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 8642 + Class: I9_sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: I9_sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: I9_sky130_fd_sc_hd__or2_1 instances: 204 + Class: I9_sky130_fd_sc_hd__or2_4 instances: 26 + Class: I9_RAM128 instances: 1 + Class: sky130_fd_pr__res_generic_po instances: 13 + Class: I9_sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: I9_sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: I9_sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: I9_sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: I9_sky130_fd_sc_hd__a32o_4 instances: 8 + Class: I9_sky130_fd_sc_hd__o211a_4 instances: 5 + Class: I9_sky130_fd_sc_hd__a22o_4 instances: 47 + Class: I9_sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: I9_sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: I9_sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: I9_sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: I9_sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: I9_sky130_fd_sc_hd__or4b_1 instances: 168 + Class: I9_sky130_fd_sc_hd__or4b_2 instances: 21 + Class: I9_sky130_fd_sc_hd__or4b_4 instances: 35 + Class: I9_sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: I9_sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: I9_sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: I9_sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: I9_sky130_fd_sc_hd__o311a_2 instances: 6 + Class: I9_sky130_fd_sc_hd__o311a_4 instances: 2 +Circuit contains 120860 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 240761 device instances. + Class: sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: sky130_fd_sc_hd__a41o_2 instances: 4 + Class: sky130_fd_sc_hd__a41o_4 instances: 2 + Class: sky130_fd_pr__nfet_01v8 instances: 114812 + Class: sky130_fd_sc_hd__a31o_4 instances: 17 + Class: sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: sky130_fd_sc_hd__nand4_4 instances: 18 + Class: sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: sky130_fd_sc_hd__xor2_4 instances: 6 + Class: sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: sky130_fd_sc_hd__mux4_1 instances: 76 + Class: sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: sky130_fd_sc_hd__mux4_2 instances: 18 + Class: sky130_fd_sc_hd__and4_4 instances: 32 + Class: sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: RAM256 instances: 1 + Class: sky130_fd_sc_hd__or2_1 instances: 204 + Class: sky130_fd_sc_hd__or2_4 instances: 26 + Class: sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 114718 + Class: sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: sky130_fd_sc_hd__or4b_1 instances: 168 + Class: sky130_fd_sc_hd__or4b_2 instances: 21 + Class: sky130_fd_sc_hd__or4b_4 instances: 35 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 8642 + Class: sky130_fd_sc_hd__o22a_4 instances: 3 + Class: sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: sky130_fd_sc_hd__o211a_4 instances: 5 + Class: sky130_fd_pr__res_generic_po instances: 13 + Class: sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: sky130_fd_sc_hd__or3b_1 instances: 156 + Class: sky130_fd_sc_hd__or3b_2 instances: 11 + Class: sky130_fd_sc_hd__or3b_4 instances: 24 + Class: sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: sky130_fd_sc_hd__a32o_4 instances: 8 + Class: RAM128 instances: 1 + Class: sky130_fd_sc_hd__o41a_2 instances: 9 + Class: sky130_fd_sc_hd__o41a_4 instances: 11 + Class: sky130_fd_sc_hd__a22o_4 instances: 47 + Class: sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_2 instances: 6 + Class: sky130_fd_sc_hd__o311a_4 instances: 2 + Class: sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: sky130_fd_sc_hd__a311o_2 instances: 6 + Class: sky130_fd_sc_hd__a311o_4 instances: 5 + Class: sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: sky130_fd_sc_hd__and4bb_4 instances: 14 +Circuit contains 120860 nets, and 3 disconnected pins. + +Circuit 1 contains 240761 devices, Circuit 2 contains 240761 devices. +Circuit 1 contains 120851 nets, Circuit 2 contains 120851 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 12 parallel devices. +Combined 12 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 12 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 12 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 12 parallel devices. +Combined 12 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 12 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 12 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 12 parallel devices. +Combined 12 parallel devices. + +Contents of circuit 1: Circuit: 'simple_por' +Circuit simple_por contains 64 device instances. + Class: LO_sky130_fd_sc_hvl__buf_8 instances: 2 + Class: sky130_fd_pr__cap_mim_m3_1 instances: 1 + Class: sky130_fd_pr__cap_mim_m3_2 instances: 1 + Class: LO_sky130_fd_sc_hvl__schmittbuf_1 instances: 1 + Class: LO_sky130_fd_sc_hvl__inv_8 instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 9 + Class: sky130_fd_pr__res_xhigh_po instances: 28 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 +Circuit contains 41 nets. +Contents of circuit 2: Circuit: 'simple_por' +Circuit simple_por contains 20 device instances. + Class: sky130_fd_pr__cap_mim_m3_1 instances: 1 + Class: sky130_fd_pr__cap_mim_m3_2 instances: 1 + Class: sky130_fd_sc_hvl__buf_8 instances: 2 + Class: sky130_fd_sc_hvl__schmittbuf_1 instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_sc_hvl__inv_8 instances: 1 + Class: sky130_fd_pr__res_xhigh_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 17 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'simple_por' +Circuit simple_por contains 20 device instances. + Class: LO_sky130_fd_sc_hvl__buf_8 instances: 2 + Class: sky130_fd_pr__cap_mim_m3_1 instances: 1 + Class: sky130_fd_pr__cap_mim_m3_2 instances: 1 + Class: LO_sky130_fd_sc_hvl__schmittbuf_1 instances: 1 + Class: LO_sky130_fd_sc_hvl__inv_8 instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_xhigh_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'simple_por' +Circuit simple_por contains 20 device instances. + Class: sky130_fd_pr__cap_mim_m3_1 instances: 1 + Class: sky130_fd_pr__cap_mim_m3_2 instances: 1 + Class: sky130_fd_sc_hvl__buf_8 instances: 2 + Class: sky130_fd_sc_hvl__schmittbuf_1 instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_sc_hvl__inv_8 instances: 1 + Class: sky130_fd_pr__res_xhigh_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 17 nets. + +Circuit 1 contains 20 devices, Circuit 2 contains 20 devices. +Circuit 1 contains 17 nets, Circuit 2 contains 17 nets. + +Combined 20 series devices. +Combined 6 series devices. +Combined 7 parallel devices. +Combined 7 parallel devices. +Combined 8 parallel devices. + +Contents of circuit 1: Circuit: 'caravel_clocking' +Circuit caravel_clocking contains 835 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 1 + Class: sky130_fd_sc_hd__a31o_1 instances: 2 + Class: sky130_fd_sc_hd__a21o_1 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 22 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 7 + Class: sky130_fd_sc_hd__o31ai_1 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 2 + Class: sky130_fd_sc_hd__buf_2 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 10 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 2 + Class: sky130_fd_sc_hd__dfstp_1 instances: 17 + Class: sky130_fd_sc_hd__dfstp_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 80 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 17 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 2 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 8 + Class: sky130_fd_sc_hd__inv_4 instances: 9 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 8 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 4 + Class: sky130_fd_sc_hd__nand3_1 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_12 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 4 + Class: sky130_fd_sc_hd__clkinv_4 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 146 + Class: sky130_fd_sc_hd__decap_4 instances: 120 + Class: sky130_fd_sc_hd__decap_6 instances: 42 + Class: sky130_fd_sc_hd__decap_8 instances: 72 + Class: sky130_fd_sc_hd__nand2_1 instances: 10 + Class: sky130_fd_sc_hd__nand3b_1 instances: 4 + Class: sky130_fd_sc_hd__mux2_1 instances: 52 + Class: sky130_fd_sc_hd__nand4bb_1 instances: 2 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 8 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 4 + Class: sky130_fd_sc_hd__nor4_1 instances: 2 + Class: sky130_fd_sc_hd__o22a_1 instances: 2 + Class: sky130_fd_sc_hd__xnor2_1 instances: 10 + Class: sky130_fd_sc_hd__nor3b_2 instances: 2 + Class: sky130_fd_sc_hd__o21bai_1 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 14 + Class: sky130_fd_sc_hd__nand2b_2 instances: 2 + Class: sky130_fd_sc_hd__diode_2 instances: 61 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 6 + Class: sky130_fd_sc_hd__nor3_2 instances: 2 + Class: sky130_fd_sc_hd__o31a_1 instances: 2 + Class: sky130_fd_sc_hd__o21a_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__a41oi_1 instances: 2 + Class: sky130_fd_sc_hd__o21ai_1 instances: 18 + Class: sky130_fd_sc_hd__o21ai_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_1 instances: 4 + Class: sky130_fd_sc_hd__o211ai_4 instances: 2 + Class: sky130_fd_sc_hd__nor2_1 instances: 13 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 329 nets. +Contents of circuit 2: Circuit: 'caravel_clocking' +Circuit caravel_clocking contains 835 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 1 + Class: sky130_fd_sc_hd__a31o_1 instances: 2 + Class: sky130_fd_sc_hd__a21o_1 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 22 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 7 + Class: sky130_fd_sc_hd__o31ai_1 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 2 + Class: sky130_fd_sc_hd__buf_2 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 10 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 2 + Class: sky130_fd_sc_hd__dfstp_1 instances: 17 + Class: sky130_fd_sc_hd__dfstp_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 80 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 17 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 2 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 8 + Class: sky130_fd_sc_hd__inv_4 instances: 9 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 8 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 4 + Class: sky130_fd_sc_hd__nand3_1 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_12 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 4 + Class: sky130_fd_sc_hd__clkinv_4 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 146 + Class: sky130_fd_sc_hd__decap_4 instances: 120 + Class: sky130_fd_sc_hd__decap_6 instances: 42 + Class: sky130_fd_sc_hd__decap_8 instances: 72 + Class: sky130_fd_sc_hd__nand2_1 instances: 10 + Class: sky130_fd_sc_hd__nand3b_1 instances: 4 + Class: sky130_fd_sc_hd__mux2_1 instances: 52 + Class: sky130_fd_sc_hd__nand4bb_1 instances: 2 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 8 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 4 + Class: sky130_fd_sc_hd__nor4_1 instances: 2 + Class: sky130_fd_sc_hd__o22a_1 instances: 2 + Class: sky130_fd_sc_hd__xnor2_1 instances: 10 + Class: sky130_fd_sc_hd__nor3b_2 instances: 2 + Class: sky130_fd_sc_hd__o21bai_1 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 14 + Class: sky130_fd_sc_hd__nand2b_2 instances: 2 + Class: sky130_fd_sc_hd__diode_2 instances: 61 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 6 + Class: sky130_fd_sc_hd__nor3_2 instances: 2 + Class: sky130_fd_sc_hd__o31a_1 instances: 2 + Class: sky130_fd_sc_hd__o21a_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__a41oi_1 instances: 2 + Class: sky130_fd_sc_hd__o21ai_1 instances: 18 + Class: sky130_fd_sc_hd__o21ai_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_1 instances: 4 + Class: sky130_fd_sc_hd__o211ai_4 instances: 2 + Class: sky130_fd_sc_hd__nor2_1 instances: 13 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 329 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'caravel_clocking' +Circuit caravel_clocking contains 336 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 1 + Class: sky130_fd_sc_hd__a31o_1 instances: 2 + Class: sky130_fd_sc_hd__a21o_1 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 22 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 7 + Class: sky130_fd_sc_hd__o31ai_1 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 2 + Class: sky130_fd_sc_hd__buf_2 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 10 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 2 + Class: sky130_fd_sc_hd__dfstp_1 instances: 17 + Class: sky130_fd_sc_hd__dfstp_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 17 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 2 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 8 + Class: sky130_fd_sc_hd__inv_4 instances: 9 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 8 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 4 + Class: sky130_fd_sc_hd__nand3_1 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_12 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 4 + Class: sky130_fd_sc_hd__clkinv_4 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 10 + Class: sky130_fd_sc_hd__nand3b_1 instances: 4 + Class: sky130_fd_sc_hd__mux2_1 instances: 52 + Class: sky130_fd_sc_hd__nand4bb_1 instances: 2 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 8 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 4 + Class: sky130_fd_sc_hd__nor4_1 instances: 2 + Class: sky130_fd_sc_hd__o22a_1 instances: 2 + Class: sky130_fd_sc_hd__xnor2_1 instances: 10 + Class: sky130_fd_sc_hd__nor3b_2 instances: 2 + Class: sky130_fd_sc_hd__o21bai_1 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 14 + Class: sky130_fd_sc_hd__nand2b_2 instances: 2 + Class: sky130_fd_sc_hd__diode_2 instances: 17 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 6 + Class: sky130_fd_sc_hd__nor3_2 instances: 2 + Class: sky130_fd_sc_hd__o31a_1 instances: 2 + Class: sky130_fd_sc_hd__o21a_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__a41oi_1 instances: 2 + Class: sky130_fd_sc_hd__o21ai_1 instances: 18 + Class: sky130_fd_sc_hd__o21ai_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_1 instances: 4 + Class: sky130_fd_sc_hd__o211ai_4 instances: 2 + Class: sky130_fd_sc_hd__nor2_1 instances: 13 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 329 nets. +Contents of circuit 2: Circuit: 'caravel_clocking' +Circuit caravel_clocking contains 336 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 1 + Class: sky130_fd_sc_hd__a31o_1 instances: 2 + Class: sky130_fd_sc_hd__a21o_1 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 22 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 7 + Class: sky130_fd_sc_hd__o31ai_1 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 2 + Class: sky130_fd_sc_hd__buf_2 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 10 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 2 + Class: sky130_fd_sc_hd__dfstp_1 instances: 17 + Class: sky130_fd_sc_hd__dfstp_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 17 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 2 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 8 + Class: sky130_fd_sc_hd__inv_4 instances: 9 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 8 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 4 + Class: sky130_fd_sc_hd__nand3_1 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_12 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 4 + Class: sky130_fd_sc_hd__clkinv_4 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 10 + Class: sky130_fd_sc_hd__nand3b_1 instances: 4 + Class: sky130_fd_sc_hd__mux2_1 instances: 52 + Class: sky130_fd_sc_hd__nand4bb_1 instances: 2 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 8 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 4 + Class: sky130_fd_sc_hd__nor4_1 instances: 2 + Class: sky130_fd_sc_hd__o22a_1 instances: 2 + Class: sky130_fd_sc_hd__xnor2_1 instances: 10 + Class: sky130_fd_sc_hd__nor3b_2 instances: 2 + Class: sky130_fd_sc_hd__o21bai_1 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 14 + Class: sky130_fd_sc_hd__nand2b_2 instances: 2 + Class: sky130_fd_sc_hd__diode_2 instances: 17 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 6 + Class: sky130_fd_sc_hd__nor3_2 instances: 2 + Class: sky130_fd_sc_hd__o31a_1 instances: 2 + Class: sky130_fd_sc_hd__o21a_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__a41oi_1 instances: 2 + Class: sky130_fd_sc_hd__o21ai_1 instances: 18 + Class: sky130_fd_sc_hd__o21ai_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_1 instances: 4 + Class: sky130_fd_sc_hd__o211ai_4 instances: 2 + Class: sky130_fd_sc_hd__nor2_1 instances: 13 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 329 nets. + +Circuit 1 contains 336 devices, Circuit 2 contains 336 devices. +Circuit 1 contains 329 nets, Circuit 2 contains 329 nets. + + +Contents of circuit 1: Circuit: 'gpio_defaults_block_1803' +Circuit gpio_defaults_block_1803 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_1803' +Circuit gpio_defaults_block_1803 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_defaults_block_1803' +Circuit gpio_defaults_block_1803 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_1803' +Circuit gpio_defaults_block_1803 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. + +Circuit 1 contains 17 devices, Circuit 2 contains 17 devices. +Circuit 1 contains 28 nets, Circuit 2 contains 28 nets. + + +Contents of circuit 1: Circuit: 'spare_logic_block' +Circuit spare_logic_block contains 143 device instances. + Class: sky130_fd_sc_hd__dfbbp_1 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 4 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 27 + Class: sky130_fd_sc_hd__decap_3 instances: 30 + Class: sky130_fd_sc_hd__decap_4 instances: 27 + Class: sky130_fd_sc_hd__decap_6 instances: 10 + Class: sky130_fd_sc_hd__decap_8 instances: 12 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 2 + Class: sky130_fd_sc_hd__decap_12 instances: 24 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 71 nets. +Contents of circuit 2: Circuit: 'spare_logic_block' +Circuit spare_logic_block contains 143 device instances. + Class: sky130_fd_sc_hd__dfbbp_1 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 4 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 27 + Class: sky130_fd_sc_hd__decap_3 instances: 30 + Class: sky130_fd_sc_hd__decap_4 instances: 27 + Class: sky130_fd_sc_hd__decap_6 instances: 10 + Class: sky130_fd_sc_hd__decap_8 instances: 12 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 2 + Class: sky130_fd_sc_hd__decap_12 instances: 24 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 71 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'spare_logic_block' +Circuit spare_logic_block contains 45 device instances. + Class: sky130_fd_sc_hd__dfbbp_1 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 4 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 27 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 2 + Class: sky130_fd_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 71 nets. +Contents of circuit 2: Circuit: 'spare_logic_block' +Circuit spare_logic_block contains 45 device instances. + Class: sky130_fd_sc_hd__dfbbp_1 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 4 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 27 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 2 + Class: sky130_fd_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 71 nets. + +Circuit 1 contains 45 devices, Circuit 2 contains 45 devices. +Circuit 1 contains 71 nets, Circuit 2 contains 71 nets. + + +Contents of circuit 1: Circuit: 'user_id_programming' +Circuit user_id_programming contains 91 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__decap_3 instances: 24 + Class: sky130_fd_sc_hd__decap_4 instances: 8 + Class: sky130_fd_sc_hd__decap_6 instances: 8 + Class: sky130_fd_sc_hd__decap_8 instances: 7 + Class: sky130_fd_sc_hd__decap_12 instances: 12 +Circuit contains 66 nets. +Contents of circuit 2: Circuit: 'user_id_programming' +Circuit user_id_programming contains 91 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__decap_3 instances: 24 + Class: sky130_fd_sc_hd__decap_4 instances: 8 + Class: sky130_fd_sc_hd__decap_6 instances: 8 + Class: sky130_fd_sc_hd__decap_8 instances: 7 + Class: sky130_fd_sc_hd__decap_12 instances: 12 +Circuit contains 66 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'user_id_programming' +Circuit user_id_programming contains 37 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 66 nets. +Contents of circuit 2: Circuit: 'user_id_programming' +Circuit user_id_programming contains 37 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 66 nets. + +Circuit 1 contains 37 devices, Circuit 2 contains 37 devices. +Circuit 1 contains 66 nets, Circuit 2 contains 66 nets. + + +Contents of circuit 1: Circuit: 'gpio_defaults_block_0801' +Circuit gpio_defaults_block_0801 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_0801' +Circuit gpio_defaults_block_0801 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_defaults_block_0801' +Circuit gpio_defaults_block_0801 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_0801' +Circuit gpio_defaults_block_0801 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. + +Circuit 1 contains 17 devices, Circuit 2 contains 17 devices. +Circuit 1 contains 28 nets, Circuit 2 contains 28 nets. + + +Contents of circuit 1: Circuit: 'gpio_signal_buffering_alt' +Circuit gpio_signal_buffering_alt contains 162 device instances. + Class: sky130_fd_sc_hd__buf_8 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 60 +Circuit contains 152 nets. +Contents of circuit 2: Circuit: 'gpio_signal_buffering_alt' +Circuit gpio_signal_buffering_alt contains 162 device instances. + Class: sky130_fd_sc_hd__buf_8 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 60 +Circuit contains 147 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_signal_buffering_alt' +Circuit gpio_signal_buffering_alt contains 108 device instances. + Class: sky130_fd_sc_hd__buf_8 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 6 +Circuit contains 152 nets. +Contents of circuit 2: Circuit: 'gpio_signal_buffering_alt' +Circuit gpio_signal_buffering_alt contains 103 device instances. + Class: sky130_fd_sc_hd__buf_8 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 1 +Circuit contains 147 nets. + +Circuit 1 contains 108 devices, Circuit 2 contains 103 devices. *** MISMATCH *** +Circuit 1 contains 152 nets, Circuit 2 contains 147 nets. *** MISMATCH *** + + Flattening non-matched subcircuits gpio_signal_buffering_alt gpio_signal_buffering_alt + +Flattening instances of gpio_signal_buffering_alt in file /home/tim/gits/caravel/spi/lvs/caravan.spice +Flattening instances of gpio_signal_buffering_alt in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'mgmt_protect' +Circuit mgmt_protect contains 26793 device instances. + Class: sky130_fd_sc_hd__bufbuf_8 instances: 4 + Class: sky130_fd_sc_hd__buf_4 instances: 85 + Class: sky130_fd_sc_hd__buf_6 instances: 1432 + Class: sky130_fd_sc_hd__buf_8 instances: 559 + Class: sky130_fd_sc_hd__and3b_1 instances: 5 + Class: sky130_fd_sc_hd__and3b_2 instances: 21 + Class: sky130_fd_sc_hd__and3b_4 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 11094 + Class: sky130_fd_sc_hd__inv_2 instances: 58 + Class: sky130_fd_sc_hd__inv_4 instances: 3 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 220 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 12 + Class: mprj_logic_high instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 35 + Class: sky130_fd_sc_hd__clkinv_8 instances: 19 + Class: sky130_fd_sc_hd__decap_3 instances: 1426 + Class: sky130_fd_sc_hd__decap_4 instances: 3566 + Class: sky130_fd_sc_hd__decap_6 instances: 2892 + Class: sky130_fd_sc_hd__decap_8 instances: 1120 + Class: sky130_fd_sc_hd__nand2_1 instances: 13 + Class: sky130_fd_sc_hd__nand2_2 instances: 34 + Class: sky130_fd_sc_hd__nand2_4 instances: 66 + Class: sky130_fd_sc_hd__nand2_8 instances: 51 + Class: sky130_fd_sc_hd__and2_1 instances: 21 + Class: sky130_fd_sc_hd__and2_2 instances: 101 + Class: sky130_fd_sc_hd__and2_4 instances: 211 + Class: sky130_fd_sc_hd__inv_12 instances: 5 + Class: mgmt_protect_hv instances: 1 + Class: sky130_fd_sc_hd__diode_2 instances: 3590 + Class: mprj2_logic_high instances: 1 +Circuit contains 4204 nets. +Contents of circuit 2: Circuit: 'mgmt_protect' +Circuit mgmt_protect contains 26793 device instances. + Class: sky130_fd_sc_hd__bufbuf_8 instances: 4 + Class: sky130_fd_sc_hd__buf_4 instances: 85 + Class: sky130_fd_sc_hd__buf_6 instances: 1432 + Class: sky130_fd_sc_hd__buf_8 instances: 559 + Class: sky130_fd_sc_hd__and3b_1 instances: 5 + Class: sky130_fd_sc_hd__and3b_2 instances: 21 + Class: sky130_fd_sc_hd__and3b_4 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 11094 + Class: sky130_fd_sc_hd__inv_2 instances: 58 + Class: sky130_fd_sc_hd__inv_4 instances: 3 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 220 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 12 + Class: mprj_logic_high instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 35 + Class: sky130_fd_sc_hd__clkinv_8 instances: 19 + Class: sky130_fd_sc_hd__decap_3 instances: 1426 + Class: sky130_fd_sc_hd__decap_4 instances: 3566 + Class: sky130_fd_sc_hd__decap_6 instances: 2892 + Class: sky130_fd_sc_hd__decap_8 instances: 1120 + Class: sky130_fd_sc_hd__nand2_1 instances: 13 + Class: sky130_fd_sc_hd__nand2_2 instances: 34 + Class: sky130_fd_sc_hd__nand2_4 instances: 66 + Class: sky130_fd_sc_hd__nand2_8 instances: 51 + Class: sky130_fd_sc_hd__and2_1 instances: 21 + Class: sky130_fd_sc_hd__and2_2 instances: 101 + Class: sky130_fd_sc_hd__and2_4 instances: 211 + Class: sky130_fd_sc_hd__inv_12 instances: 5 + Class: mgmt_protect_hv instances: 1 + Class: sky130_fd_sc_hd__diode_2 instances: 3590 + Class: mprj2_logic_high instances: 1 +Circuit contains 4204 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'mgmt_protect' +Circuit mgmt_protect contains 6291 device instances. + Class: sky130_fd_sc_hd__bufbuf_8 instances: 4 + Class: sky130_fd_sc_hd__buf_4 instances: 85 + Class: sky130_fd_sc_hd__buf_6 instances: 1432 + Class: sky130_fd_sc_hd__buf_8 instances: 559 + Class: sky130_fd_sc_hd__and3b_1 instances: 5 + Class: sky130_fd_sc_hd__and3b_2 instances: 21 + Class: sky130_fd_sc_hd__and3b_4 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 58 + Class: sky130_fd_sc_hd__inv_4 instances: 3 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 220 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 12 + Class: mprj_logic_high instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 35 + Class: sky130_fd_sc_hd__clkinv_8 instances: 19 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 13 + Class: sky130_fd_sc_hd__nand2_2 instances: 34 + Class: sky130_fd_sc_hd__nand2_4 instances: 66 + Class: sky130_fd_sc_hd__nand2_8 instances: 51 + Class: sky130_fd_sc_hd__and2_1 instances: 21 + Class: sky130_fd_sc_hd__and2_2 instances: 101 + Class: sky130_fd_sc_hd__and2_4 instances: 211 + Class: sky130_fd_sc_hd__inv_12 instances: 5 + Class: mgmt_protect_hv instances: 1 + Class: sky130_fd_sc_hd__diode_2 instances: 3181 + Class: mprj2_logic_high instances: 1 +Circuit contains 4204 nets. +Contents of circuit 2: Circuit: 'mgmt_protect' +Circuit mgmt_protect contains 6291 device instances. + Class: sky130_fd_sc_hd__bufbuf_8 instances: 4 + Class: sky130_fd_sc_hd__buf_4 instances: 85 + Class: sky130_fd_sc_hd__buf_6 instances: 1432 + Class: sky130_fd_sc_hd__buf_8 instances: 559 + Class: sky130_fd_sc_hd__and3b_1 instances: 5 + Class: sky130_fd_sc_hd__and3b_2 instances: 21 + Class: sky130_fd_sc_hd__and3b_4 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 58 + Class: sky130_fd_sc_hd__inv_4 instances: 3 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 220 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 12 + Class: mprj_logic_high instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 35 + Class: sky130_fd_sc_hd__clkinv_8 instances: 19 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 13 + Class: sky130_fd_sc_hd__nand2_2 instances: 34 + Class: sky130_fd_sc_hd__nand2_4 instances: 66 + Class: sky130_fd_sc_hd__nand2_8 instances: 51 + Class: sky130_fd_sc_hd__and2_1 instances: 21 + Class: sky130_fd_sc_hd__and2_2 instances: 101 + Class: sky130_fd_sc_hd__and2_4 instances: 211 + Class: sky130_fd_sc_hd__inv_12 instances: 5 + Class: mgmt_protect_hv instances: 1 + Class: sky130_fd_sc_hd__diode_2 instances: 3181 + Class: mprj2_logic_high instances: 1 +Circuit contains 4204 nets. + +Circuit 1 contains 6291 devices, Circuit 2 contains 6291 devices. +Circuit 1 contains 4204 nets, Circuit 2 contains 4204 nets. + + +Contents of circuit 1: Circuit: 'xres_buf' +Circuit xres_buf contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_sc_hvl__diode_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_sc_hvl__decap_4 instances: 2 + Class: sky130_fd_sc_hvl__decap_8 instances: 5 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 9 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'xres_buf' +Circuit xres_buf contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_sc_hvl__diode_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_sc_hvl__decap_4 instances: 2 + Class: sky130_fd_sc_hvl__decap_8 instances: 5 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 9 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'xres_buf' +Circuit xres_buf contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_sc_hvl__diode_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_sc_hvl__decap_4 instances: 1 + Class: sky130_fd_sc_hvl__decap_8 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 9 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'xres_buf' +Circuit xres_buf contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_sc_hvl__diode_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_sc_hvl__decap_4 instances: 1 + Class: sky130_fd_sc_hvl__decap_8 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 9 nets, and 1 disconnected pin. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'housekeeping' +Circuit housekeeping contains 17125 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__a41o_1 instances: 3 + Class: sky130_fd_sc_hd__a31o_1 instances: 29 + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_1 instances: 48 + Class: sky130_fd_sc_hd__a21o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 100 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 32 + Class: sky130_fd_sc_hd__o31ai_1 instances: 1 + Class: sky130_fd_sc_hd__a31oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand4_1 instances: 9 + Class: sky130_fd_sc_hd__a31oi_4 instances: 1 + Class: sky130_fd_sc_hd__nand4_2 instances: 3 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__buf_4 instances: 14 + Class: sky130_fd_sc_hd__buf_6 instances: 56 + Class: sky130_fd_sc_hd__buf_8 instances: 52 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 4 + Class: sky130_fd_sc_hd__and3b_1 instances: 8 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 17 + Class: sky130_fd_sc_hd__xor2_1 instances: 1 + Class: sky130_fd_sc_hd__dfstp_1 instances: 70 + Class: sky130_fd_sc_hd__dfstp_2 instances: 71 + Class: sky130_fd_sc_hd__dfstp_4 instances: 15 + Class: sky130_ef_sc_hd__decap_12 instances: 3536 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 256 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 121 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 196 + Class: sky130_fd_sc_hd__and4_1 instances: 58 + Class: sky130_fd_sc_hd__and4_2 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 84 + Class: sky130_fd_sc_hd__inv_6 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 125 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 35 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 15 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 42 + Class: sky130_fd_sc_hd__nand3_1 instances: 17 + Class: sky130_fd_sc_hd__nand3_2 instances: 10 + Class: sky130_fd_sc_hd__nand3_4 instances: 8 + Class: sky130_fd_sc_hd__o21ba_1 instances: 7 + Class: sky130_fd_sc_hd__and2b_1 instances: 10 + Class: sky130_fd_sc_hd__and2b_2 instances: 10 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 13 + Class: sky130_fd_sc_hd__a21boi_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_4 instances: 2 + Class: sky130_fd_sc_hd__buf_12 instances: 231 + Class: sky130_fd_sc_hd__a21bo_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_1 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 9 + Class: sky130_fd_sc_hd__and3_1 instances: 83 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__and3_4 instances: 57 + Class: sky130_fd_sc_hd__a2111o_1 instances: 16 + Class: sky130_fd_sc_hd__a2111o_2 instances: 5 + Class: sky130_fd_sc_hd__a2111o_4 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1106 + Class: sky130_fd_sc_hd__decap_4 instances: 3025 + Class: sky130_fd_sc_hd__decap_6 instances: 1323 + Class: sky130_fd_sc_hd__decap_8 instances: 1671 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 1544 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_1 instances: 99 + Class: sky130_fd_sc_hd__nand2_2 instances: 19 + Class: sky130_fd_sc_hd__nand2_4 instances: 28 + Class: sky130_fd_sc_hd__nand2_8 instances: 46 + Class: sky130_fd_sc_hd__mux2_1 instances: 757 + Class: sky130_fd_sc_hd__nand3b_4 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 16 + Class: sky130_fd_sc_hd__mux2_4 instances: 6 + Class: sky130_fd_sc_hd__mux2_8 instances: 9 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 9 + Class: sky130_fd_sc_hd__and2_1 instances: 90 + Class: sky130_fd_sc_hd__and2_2 instances: 66 + Class: sky130_fd_sc_hd__and2_4 instances: 53 + Class: sky130_fd_sc_hd__nor4_1 instances: 50 + Class: sky130_fd_sc_hd__nor4_2 instances: 2 + Class: sky130_fd_sc_hd__nor4_4 instances: 3 + Class: sky130_fd_sc_hd__o32a_1 instances: 13 + Class: sky130_fd_sc_hd__o22a_1 instances: 57 + Class: sky130_fd_sc_hd__xnor2_1 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 2 + Class: sky130_fd_sc_hd__nor3b_1 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 41 + Class: sky130_fd_sc_hd__o221a_4 instances: 3 + Class: sky130_fd_sc_hd__o211a_1 instances: 43 + Class: sky130_fd_sc_hd__o211a_2 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 18 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 207 + Class: sky130_fd_sc_hd__a311oi_2 instances: 1 + Class: sky130_fd_sc_hd__a221o_1 instances: 333 + Class: sky130_fd_sc_hd__a221o_2 instances: 24 + Class: sky130_fd_sc_hd__a221o_4 instances: 1 + Class: sky130_fd_sc_hd__a211o_1 instances: 50 + Class: sky130_fd_sc_hd__a211o_2 instances: 2 + Class: sky130_fd_sc_hd__a211o_4 instances: 1 + Class: sky130_fd_sc_hd__o2111a_1 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 17 + Class: sky130_fd_sc_hd__nor3_1 instances: 24 + Class: sky130_fd_sc_hd__nor3_2 instances: 6 + Class: sky130_fd_sc_hd__nor3_4 instances: 2 + Class: sky130_fd_sc_hd__a32o_1 instances: 11 + Class: sky130_fd_sc_hd__o41a_1 instances: 5 + Class: sky130_fd_sc_hd__a22o_1 instances: 375 + Class: sky130_fd_sc_hd__a22o_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_1 instances: 4 + Class: sky130_fd_sc_hd__o31a_2 instances: 1 + Class: sky130_fd_sc_hd__o31a_4 instances: 1 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 14 + Class: sky130_fd_sc_hd__o21a_1 instances: 32 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 17 + Class: sky130_fd_sc_hd__o21ai_1 instances: 14 + Class: sky130_fd_sc_hd__and4b_2 instances: 4 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__and4b_4 instances: 1 + Class: sky130_fd_sc_hd__a21oi_1 instances: 38 + Class: sky130_fd_sc_hd__a21oi_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_4 instances: 1 + Class: sky130_fd_sc_hd__a311o_1 instances: 3 + Class: sky130_fd_sc_hd__and4bb_1 instances: 5 + Class: sky130_fd_sc_hd__and4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor2_1 instances: 79 + Class: sky130_fd_sc_hd__nor2_2 instances: 23 + Class: sky130_fd_sc_hd__nor2_4 instances: 43 + Class: sky130_fd_sc_hd__nor2_8 instances: 76 +Circuit contains 6433 nets. +Contents of circuit 2: Circuit: 'housekeeping' +Circuit housekeeping contains 17125 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__a41o_1 instances: 3 + Class: sky130_fd_sc_hd__a31o_1 instances: 29 + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_1 instances: 48 + Class: sky130_fd_sc_hd__a21o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 100 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 32 + Class: sky130_fd_sc_hd__o31ai_1 instances: 1 + Class: sky130_fd_sc_hd__a31oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand4_1 instances: 9 + Class: sky130_fd_sc_hd__nand4_2 instances: 3 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__a31oi_4 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 14 + Class: sky130_fd_sc_hd__buf_6 instances: 56 + Class: sky130_fd_sc_hd__buf_8 instances: 52 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 4 + Class: sky130_fd_sc_hd__and3b_1 instances: 8 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 17 + Class: sky130_fd_sc_hd__xor2_1 instances: 1 + Class: sky130_fd_sc_hd__dfstp_1 instances: 70 + Class: sky130_fd_sc_hd__dfstp_2 instances: 71 + Class: sky130_ef_sc_hd__decap_12 instances: 3536 + Class: sky130_fd_sc_hd__dfstp_4 instances: 15 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 256 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 121 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 196 + Class: sky130_fd_sc_hd__and4_1 instances: 58 + Class: sky130_fd_sc_hd__and4_2 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 84 + Class: sky130_fd_sc_hd__inv_6 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 125 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 35 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 15 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 42 + Class: sky130_fd_sc_hd__nand3_1 instances: 17 + Class: sky130_fd_sc_hd__nand3_2 instances: 10 + Class: sky130_fd_sc_hd__nand3_4 instances: 8 + Class: sky130_fd_sc_hd__o21ba_1 instances: 7 + Class: sky130_fd_sc_hd__and2b_1 instances: 10 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 10 + Class: sky130_fd_sc_hd__and2b_4 instances: 13 + Class: sky130_fd_sc_hd__a21boi_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_4 instances: 2 + Class: sky130_fd_sc_hd__buf_12 instances: 231 + Class: sky130_fd_sc_hd__a21bo_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_1 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 9 + Class: sky130_fd_sc_hd__and3_1 instances: 83 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__and3_4 instances: 57 + Class: sky130_fd_sc_hd__a2111o_1 instances: 16 + Class: sky130_fd_sc_hd__a2111o_2 instances: 5 + Class: sky130_fd_sc_hd__a2111o_4 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1106 + Class: sky130_fd_sc_hd__decap_4 instances: 3025 + Class: sky130_fd_sc_hd__decap_6 instances: 1323 + Class: sky130_fd_sc_hd__decap_8 instances: 1671 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 1544 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_1 instances: 99 + Class: sky130_fd_sc_hd__nand2_2 instances: 19 + Class: sky130_fd_sc_hd__nand2_4 instances: 28 + Class: sky130_fd_sc_hd__nand2_8 instances: 46 + Class: sky130_fd_sc_hd__mux2_1 instances: 757 + Class: sky130_fd_sc_hd__nand3b_4 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 16 + Class: sky130_fd_sc_hd__mux2_4 instances: 6 + Class: sky130_fd_sc_hd__mux2_8 instances: 9 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 9 + Class: sky130_fd_sc_hd__and2_1 instances: 90 + Class: sky130_fd_sc_hd__and2_2 instances: 66 + Class: sky130_fd_sc_hd__and2_4 instances: 53 + Class: sky130_fd_sc_hd__nor4_1 instances: 50 + Class: sky130_fd_sc_hd__nor4_2 instances: 2 + Class: sky130_fd_sc_hd__nor4_4 instances: 3 + Class: sky130_fd_sc_hd__o32a_1 instances: 13 + Class: sky130_fd_sc_hd__o22a_1 instances: 57 + Class: sky130_fd_sc_hd__xnor2_1 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 2 + Class: sky130_fd_sc_hd__nor3b_1 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 41 + Class: sky130_fd_sc_hd__o221a_4 instances: 3 + Class: sky130_fd_sc_hd__o211a_1 instances: 43 + Class: sky130_fd_sc_hd__o211a_2 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 18 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 207 + Class: sky130_fd_sc_hd__a311oi_2 instances: 1 + Class: sky130_fd_sc_hd__a221o_1 instances: 333 + Class: sky130_fd_sc_hd__a221o_2 instances: 24 + Class: sky130_fd_sc_hd__a221o_4 instances: 1 + Class: sky130_fd_sc_hd__a211o_1 instances: 50 + Class: sky130_fd_sc_hd__a211o_2 instances: 2 + Class: sky130_fd_sc_hd__a211o_4 instances: 1 + Class: sky130_fd_sc_hd__o2111a_1 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 17 + Class: sky130_fd_sc_hd__nor3_1 instances: 24 + Class: sky130_fd_sc_hd__nor3_2 instances: 6 + Class: sky130_fd_sc_hd__nor3_4 instances: 2 + Class: sky130_fd_sc_hd__a32o_1 instances: 11 + Class: sky130_fd_sc_hd__o41a_1 instances: 5 + Class: sky130_fd_sc_hd__a22o_1 instances: 375 + Class: sky130_fd_sc_hd__a22o_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_1 instances: 4 + Class: sky130_fd_sc_hd__o31a_2 instances: 1 + Class: sky130_fd_sc_hd__o31a_4 instances: 1 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 14 + Class: sky130_fd_sc_hd__o21a_1 instances: 32 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 17 + Class: sky130_fd_sc_hd__o21ai_1 instances: 14 + Class: sky130_fd_sc_hd__and4b_2 instances: 4 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__and4b_4 instances: 1 + Class: sky130_fd_sc_hd__a21oi_1 instances: 38 + Class: sky130_fd_sc_hd__a21oi_2 instances: 2 + Class: sky130_fd_sc_hd__a311o_1 instances: 3 + Class: sky130_fd_sc_hd__a21oi_4 instances: 1 + Class: sky130_fd_sc_hd__and4bb_1 instances: 5 + Class: sky130_fd_sc_hd__and4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor2_1 instances: 79 + Class: sky130_fd_sc_hd__nor2_2 instances: 23 + Class: sky130_fd_sc_hd__nor2_4 instances: 43 + Class: sky130_fd_sc_hd__nor2_8 instances: 76 +Circuit contains 6433 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'housekeeping' +Circuit housekeeping contains 6397 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__a41o_1 instances: 3 + Class: sky130_fd_sc_hd__a31o_1 instances: 29 + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_1 instances: 48 + Class: sky130_fd_sc_hd__a21o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 100 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 32 + Class: sky130_fd_sc_hd__o31ai_1 instances: 1 + Class: sky130_fd_sc_hd__a31oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand4_1 instances: 9 + Class: sky130_fd_sc_hd__a31oi_4 instances: 1 + Class: sky130_fd_sc_hd__nand4_2 instances: 3 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__buf_4 instances: 14 + Class: sky130_fd_sc_hd__buf_6 instances: 56 + Class: sky130_fd_sc_hd__buf_8 instances: 52 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 4 + Class: sky130_fd_sc_hd__and3b_1 instances: 8 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 17 + Class: sky130_fd_sc_hd__xor2_1 instances: 1 + Class: sky130_fd_sc_hd__dfstp_1 instances: 70 + Class: sky130_fd_sc_hd__dfstp_2 instances: 71 + Class: sky130_fd_sc_hd__dfstp_4 instances: 15 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 256 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 121 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 196 + Class: sky130_fd_sc_hd__and4_1 instances: 58 + Class: sky130_fd_sc_hd__and4_2 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 84 + Class: sky130_fd_sc_hd__inv_6 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 125 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 35 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 15 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 42 + Class: sky130_fd_sc_hd__nand3_1 instances: 17 + Class: sky130_fd_sc_hd__nand3_2 instances: 10 + Class: sky130_fd_sc_hd__nand3_4 instances: 8 + Class: sky130_fd_sc_hd__o21ba_1 instances: 7 + Class: sky130_fd_sc_hd__and2b_1 instances: 10 + Class: sky130_fd_sc_hd__and2b_2 instances: 10 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 13 + Class: sky130_fd_sc_hd__a21boi_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_4 instances: 2 + Class: sky130_fd_sc_hd__buf_12 instances: 231 + Class: sky130_fd_sc_hd__a21bo_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_1 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 9 + Class: sky130_fd_sc_hd__and3_1 instances: 83 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__and3_4 instances: 57 + Class: sky130_fd_sc_hd__a2111o_1 instances: 16 + Class: sky130_fd_sc_hd__a2111o_2 instances: 5 + Class: sky130_fd_sc_hd__a2111o_4 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 1544 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_1 instances: 99 + Class: sky130_fd_sc_hd__nand2_2 instances: 19 + Class: sky130_fd_sc_hd__nand2_4 instances: 28 + Class: sky130_fd_sc_hd__nand2_8 instances: 46 + Class: sky130_fd_sc_hd__mux2_1 instances: 757 + Class: sky130_fd_sc_hd__nand3b_4 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 16 + Class: sky130_fd_sc_hd__mux2_4 instances: 6 + Class: sky130_fd_sc_hd__mux2_8 instances: 9 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 9 + Class: sky130_fd_sc_hd__and2_1 instances: 90 + Class: sky130_fd_sc_hd__and2_2 instances: 66 + Class: sky130_fd_sc_hd__and2_4 instances: 53 + Class: sky130_fd_sc_hd__nor4_1 instances: 50 + Class: sky130_fd_sc_hd__nor4_2 instances: 2 + Class: sky130_fd_sc_hd__nor4_4 instances: 3 + Class: sky130_fd_sc_hd__o32a_1 instances: 13 + Class: sky130_fd_sc_hd__o22a_1 instances: 57 + Class: sky130_fd_sc_hd__xnor2_1 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 2 + Class: sky130_fd_sc_hd__nor3b_1 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 41 + Class: sky130_fd_sc_hd__o221a_4 instances: 3 + Class: sky130_fd_sc_hd__o211a_1 instances: 43 + Class: sky130_fd_sc_hd__o211a_2 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 18 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 135 + Class: sky130_fd_sc_hd__a311oi_2 instances: 1 + Class: sky130_fd_sc_hd__a221o_1 instances: 333 + Class: sky130_fd_sc_hd__a221o_2 instances: 24 + Class: sky130_fd_sc_hd__a221o_4 instances: 1 + Class: sky130_fd_sc_hd__a211o_1 instances: 50 + Class: sky130_fd_sc_hd__a211o_2 instances: 2 + Class: sky130_fd_sc_hd__a211o_4 instances: 1 + Class: sky130_fd_sc_hd__o2111a_1 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 17 + Class: sky130_fd_sc_hd__nor3_1 instances: 24 + Class: sky130_fd_sc_hd__nor3_2 instances: 6 + Class: sky130_fd_sc_hd__nor3_4 instances: 2 + Class: sky130_fd_sc_hd__a32o_1 instances: 11 + Class: sky130_fd_sc_hd__o41a_1 instances: 5 + Class: sky130_fd_sc_hd__a22o_1 instances: 375 + Class: sky130_fd_sc_hd__a22o_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_1 instances: 4 + Class: sky130_fd_sc_hd__o31a_2 instances: 1 + Class: sky130_fd_sc_hd__o31a_4 instances: 1 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 14 + Class: sky130_fd_sc_hd__o21a_1 instances: 32 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 17 + Class: sky130_fd_sc_hd__o21ai_1 instances: 14 + Class: sky130_fd_sc_hd__and4b_2 instances: 4 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__and4b_4 instances: 1 + Class: sky130_fd_sc_hd__a21oi_1 instances: 38 + Class: sky130_fd_sc_hd__a21oi_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_4 instances: 1 + Class: sky130_fd_sc_hd__a311o_1 instances: 3 + Class: sky130_fd_sc_hd__and4bb_1 instances: 5 + Class: sky130_fd_sc_hd__and4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor2_1 instances: 79 + Class: sky130_fd_sc_hd__nor2_2 instances: 23 + Class: sky130_fd_sc_hd__nor2_4 instances: 43 + Class: sky130_fd_sc_hd__nor2_8 instances: 76 +Circuit contains 6433 nets. +Contents of circuit 2: Circuit: 'housekeeping' +Circuit housekeeping contains 6397 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__a41o_1 instances: 3 + Class: sky130_fd_sc_hd__a31o_1 instances: 29 + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_1 instances: 48 + Class: sky130_fd_sc_hd__a21o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 100 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 32 + Class: sky130_fd_sc_hd__o31ai_1 instances: 1 + Class: sky130_fd_sc_hd__a31oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand4_1 instances: 9 + Class: sky130_fd_sc_hd__nand4_2 instances: 3 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__a31oi_4 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 14 + Class: sky130_fd_sc_hd__buf_6 instances: 56 + Class: sky130_fd_sc_hd__buf_8 instances: 52 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 4 + Class: sky130_fd_sc_hd__and3b_1 instances: 8 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 17 + Class: sky130_fd_sc_hd__xor2_1 instances: 1 + Class: sky130_fd_sc_hd__dfstp_1 instances: 70 + Class: sky130_fd_sc_hd__dfstp_2 instances: 71 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfstp_4 instances: 15 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 256 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 121 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 196 + Class: sky130_fd_sc_hd__and4_1 instances: 58 + Class: sky130_fd_sc_hd__and4_2 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 84 + Class: sky130_fd_sc_hd__inv_6 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 125 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 35 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 15 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 42 + Class: sky130_fd_sc_hd__nand3_1 instances: 17 + Class: sky130_fd_sc_hd__nand3_2 instances: 10 + Class: sky130_fd_sc_hd__nand3_4 instances: 8 + Class: sky130_fd_sc_hd__o21ba_1 instances: 7 + Class: sky130_fd_sc_hd__and2b_1 instances: 10 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 10 + Class: sky130_fd_sc_hd__and2b_4 instances: 13 + Class: sky130_fd_sc_hd__a21boi_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_4 instances: 2 + Class: sky130_fd_sc_hd__buf_12 instances: 231 + Class: sky130_fd_sc_hd__a21bo_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_1 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 9 + Class: sky130_fd_sc_hd__and3_1 instances: 83 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__and3_4 instances: 57 + Class: sky130_fd_sc_hd__a2111o_1 instances: 16 + Class: sky130_fd_sc_hd__a2111o_2 instances: 5 + Class: sky130_fd_sc_hd__a2111o_4 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 1544 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_1 instances: 99 + Class: sky130_fd_sc_hd__nand2_2 instances: 19 + Class: sky130_fd_sc_hd__nand2_4 instances: 28 + Class: sky130_fd_sc_hd__nand2_8 instances: 46 + Class: sky130_fd_sc_hd__mux2_1 instances: 757 + Class: sky130_fd_sc_hd__nand3b_4 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 16 + Class: sky130_fd_sc_hd__mux2_4 instances: 6 + Class: sky130_fd_sc_hd__mux2_8 instances: 9 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 9 + Class: sky130_fd_sc_hd__and2_1 instances: 90 + Class: sky130_fd_sc_hd__and2_2 instances: 66 + Class: sky130_fd_sc_hd__and2_4 instances: 53 + Class: sky130_fd_sc_hd__nor4_1 instances: 50 + Class: sky130_fd_sc_hd__nor4_2 instances: 2 + Class: sky130_fd_sc_hd__nor4_4 instances: 3 + Class: sky130_fd_sc_hd__o32a_1 instances: 13 + Class: sky130_fd_sc_hd__o22a_1 instances: 57 + Class: sky130_fd_sc_hd__xnor2_1 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 2 + Class: sky130_fd_sc_hd__nor3b_1 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 41 + Class: sky130_fd_sc_hd__o221a_4 instances: 3 + Class: sky130_fd_sc_hd__o211a_1 instances: 43 + Class: sky130_fd_sc_hd__o211a_2 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 18 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 135 + Class: sky130_fd_sc_hd__a311oi_2 instances: 1 + Class: sky130_fd_sc_hd__a221o_1 instances: 333 + Class: sky130_fd_sc_hd__a221o_2 instances: 24 + Class: sky130_fd_sc_hd__a221o_4 instances: 1 + Class: sky130_fd_sc_hd__a211o_1 instances: 50 + Class: sky130_fd_sc_hd__a211o_2 instances: 2 + Class: sky130_fd_sc_hd__a211o_4 instances: 1 + Class: sky130_fd_sc_hd__o2111a_1 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 17 + Class: sky130_fd_sc_hd__nor3_1 instances: 24 + Class: sky130_fd_sc_hd__nor3_2 instances: 6 + Class: sky130_fd_sc_hd__nor3_4 instances: 2 + Class: sky130_fd_sc_hd__a32o_1 instances: 11 + Class: sky130_fd_sc_hd__o41a_1 instances: 5 + Class: sky130_fd_sc_hd__a22o_1 instances: 375 + Class: sky130_fd_sc_hd__a22o_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_1 instances: 4 + Class: sky130_fd_sc_hd__o31a_2 instances: 1 + Class: sky130_fd_sc_hd__o31a_4 instances: 1 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 14 + Class: sky130_fd_sc_hd__o21a_1 instances: 32 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 17 + Class: sky130_fd_sc_hd__o21ai_1 instances: 14 + Class: sky130_fd_sc_hd__and4b_2 instances: 4 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__and4b_4 instances: 1 + Class: sky130_fd_sc_hd__a21oi_1 instances: 38 + Class: sky130_fd_sc_hd__a21oi_2 instances: 2 + Class: sky130_fd_sc_hd__a311o_1 instances: 3 + Class: sky130_fd_sc_hd__a21oi_4 instances: 1 + Class: sky130_fd_sc_hd__and4bb_1 instances: 5 + Class: sky130_fd_sc_hd__and4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor2_1 instances: 79 + Class: sky130_fd_sc_hd__nor2_2 instances: 23 + Class: sky130_fd_sc_hd__nor2_4 instances: 43 + Class: sky130_fd_sc_hd__nor2_8 instances: 76 +Circuit contains 6433 nets. + +Circuit 1 contains 6397 devices, Circuit 2 contains 6397 devices. +Circuit 1 contains 6433 nets, Circuit 2 contains 6433 nets. + + +Contents of circuit 1: Circuit: 'buff_flash_clkrst' +Circuit buff_flash_clkrst contains 48 device instances. + Class: sky130_ef_sc_hd__decap_12 instances: 7 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 15 + Class: sky130_fd_sc_hd__decap_3 instances: 12 + Class: sky130_fd_sc_hd__decap_4 instances: 10 + Class: sky130_fd_sc_hd__decap_8 instances: 4 +Circuit contains 32 nets. +Contents of circuit 2: Circuit: 'buff_flash_clkrst' +Circuit buff_flash_clkrst contains 48 device instances. + Class: sky130_ef_sc_hd__decap_12 instances: 7 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 15 + Class: sky130_fd_sc_hd__decap_3 instances: 12 + Class: sky130_fd_sc_hd__decap_4 instances: 10 + Class: sky130_fd_sc_hd__decap_8 instances: 4 +Circuit contains 32 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'buff_flash_clkrst' +Circuit buff_flash_clkrst contains 19 device instances. + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 15 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 32 nets. +Contents of circuit 2: Circuit: 'buff_flash_clkrst' +Circuit buff_flash_clkrst contains 19 device instances. + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 15 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 32 nets. + +Circuit 1 contains 19 devices, Circuit 2 contains 19 devices. +Circuit 1 contains 32 nets, Circuit 2 contains 32 nets. + + +Contents of circuit 1: Circuit: 'caravan' +Circuit caravan contains 33720 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1224 + Class: sky130_fd_io__com_cclat instances: 33 + Class: user_id_programming instances: 1 + Class: sky130_fd_sc_hd__buf_8 instances: 102 + Class: spare_logic_block instances: 4 + Class: constant_block instances: 7 + Class: sky130_ef_sc_hd__decap_12 instances: 6 + Class: xres_buf instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1122 + Class: sky130_fd_io__res250only_small instances: 69 + Class: sky130_fd_io__nand2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: caravel_clocking instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 70 + Class: digital_pll instances: 1 + Class: buff_flash_clkrst instances: 1 + Class: sky130_fd_io__gpiov2_octl_mux instances: 33 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 957 + Class: sky130_fd_io__nor2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: mgmt_core_wrapper instances: 1 + Class: sky130_fd_pr__pfet_01v8 instances: 309 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 12995 + Class: gpio_control_block instances: 27 + Class: mgmt_protect instances: 1 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 508 + Class: gpio_defaults_block_0403 instances: 24 + Class: gpio_defaults_block_1803 instances: 2 + Class: sky130_fd_io__res75only_small instances: 594 + Class: sky130_fd_io__inv_1 instances: 496 + Class: simple_por instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 9934 + Class: sky130_fd_pr__res_generic_m1 instances: 2407 + Class: sky130_fd_pr__res_generic_m2 instances: 1150 + Class: sky130_fd_pr__res_generic_m3 instances: 44 + Class: sky130_fd_pr__res_generic_m4 instances: 33 + Class: sky130_fd_pr__res_generic_m5 instances: 29 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 33 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1126 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 33 + Class: gpio_defaults_block_0801 instances: 1 + Class: housekeeping instances: 1 +Circuit contains 23423 nets. +Contents of circuit 2: Circuit: 'caravan' +Circuit caravan contains 33715 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1224 + Class: sky130_fd_io__com_cclat instances: 33 + Class: user_id_programming instances: 1 + Class: sky130_fd_sc_hd__buf_8 instances: 102 + Class: spare_logic_block instances: 4 + Class: constant_block instances: 7 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: xres_buf instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1122 + Class: sky130_fd_io__res250only_small instances: 69 + Class: sky130_fd_io__nand2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: caravel_clocking instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 70 + Class: digital_pll instances: 1 + Class: buff_flash_clkrst instances: 1 + Class: sky130_fd_io__gpiov2_octl_mux instances: 33 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 957 + Class: sky130_fd_io__nor2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: mgmt_core_wrapper instances: 1 + Class: sky130_fd_pr__pfet_01v8 instances: 309 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 12995 + Class: gpio_control_block instances: 27 + Class: mgmt_protect instances: 1 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 508 + Class: gpio_defaults_block_0403 instances: 24 + Class: gpio_defaults_block_1803 instances: 2 + Class: sky130_fd_io__res75only_small instances: 594 + Class: sky130_fd_io__inv_1 instances: 496 + Class: simple_por instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 9934 + Class: sky130_fd_pr__res_generic_m1 instances: 2407 + Class: sky130_fd_pr__res_generic_m2 instances: 1150 + Class: sky130_fd_pr__res_generic_m3 instances: 44 + Class: sky130_fd_pr__res_generic_m4 instances: 33 + Class: sky130_fd_pr__res_generic_m5 instances: 29 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 33 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1126 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 33 + Class: gpio_defaults_block_0801 instances: 1 + Class: housekeeping instances: 1 +Circuit contains 24080 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'caravan' +Circuit caravan contains 33715 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1224 + Class: sky130_fd_io__com_cclat instances: 33 + Class: user_id_programming instances: 1 + Class: sky130_fd_sc_hd__buf_8 instances: 102 + Class: spare_logic_block instances: 4 + Class: constant_block instances: 7 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: xres_buf instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1122 + Class: sky130_fd_io__res250only_small instances: 69 + Class: sky130_fd_io__nand2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: caravel_clocking instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 70 + Class: digital_pll instances: 1 + Class: buff_flash_clkrst instances: 1 + Class: sky130_fd_io__gpiov2_octl_mux instances: 33 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 957 + Class: sky130_fd_io__nor2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: mgmt_core_wrapper instances: 1 + Class: sky130_fd_pr__pfet_01v8 instances: 309 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 12995 + Class: gpio_control_block instances: 27 + Class: mgmt_protect instances: 1 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 508 + Class: gpio_defaults_block_0403 instances: 24 + Class: gpio_defaults_block_1803 instances: 2 + Class: sky130_fd_io__res75only_small instances: 594 + Class: sky130_fd_io__inv_1 instances: 496 + Class: simple_por instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 9934 + Class: sky130_fd_pr__res_generic_m1 instances: 2407 + Class: sky130_fd_pr__res_generic_m2 instances: 1150 + Class: sky130_fd_pr__res_generic_m3 instances: 44 + Class: sky130_fd_pr__res_generic_m4 instances: 33 + Class: sky130_fd_pr__res_generic_m5 instances: 29 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 33 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1126 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 33 + Class: gpio_defaults_block_0801 instances: 1 + Class: housekeeping instances: 1 +Circuit contains 23423 nets. +Contents of circuit 2: Circuit: 'caravan' +Circuit caravan contains 33715 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1224 + Class: sky130_fd_io__com_cclat instances: 33 + Class: user_id_programming instances: 1 + Class: sky130_fd_sc_hd__buf_8 instances: 102 + Class: spare_logic_block instances: 4 + Class: constant_block instances: 7 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: xres_buf instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1122 + Class: sky130_fd_io__res250only_small instances: 69 + Class: sky130_fd_io__nand2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: caravel_clocking instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 70 + Class: digital_pll instances: 1 + Class: buff_flash_clkrst instances: 1 + Class: sky130_fd_io__gpiov2_octl_mux instances: 33 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 957 + Class: sky130_fd_io__nor2_1 instances: 132 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: mgmt_core_wrapper instances: 1 + Class: sky130_fd_pr__pfet_01v8 instances: 309 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 12995 + Class: gpio_control_block instances: 27 + Class: mgmt_protect instances: 1 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 508 + Class: gpio_defaults_block_0403 instances: 24 + Class: gpio_defaults_block_1803 instances: 2 + Class: sky130_fd_io__res75only_small instances: 594 + Class: sky130_fd_io__inv_1 instances: 496 + Class: simple_por instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 9934 + Class: sky130_fd_pr__res_generic_m1 instances: 2407 + Class: sky130_fd_pr__res_generic_m2 instances: 1150 + Class: sky130_fd_pr__res_generic_m3 instances: 44 + Class: sky130_fd_pr__res_generic_m4 instances: 33 + Class: sky130_fd_pr__res_generic_m5 instances: 29 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 33 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1126 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 33 + Class: gpio_defaults_block_0801 instances: 1 + Class: housekeeping instances: 1 +Circuit contains 24080 nets. + +Circuit 1 contains 33715 devices, Circuit 2 contains 33715 devices. +Circuit 1 contains 21574 nets, Circuit 2 contains 21574 nets. + + +Final result: +Circuits match uniquely. +. +Logging to file "caravan_3_comp.out" disabled +LVS Done. diff --git a/signoff/caravel/standalone_pvr/caravel.lvs.json b/signoff/caravel/standalone_pvr/caravel.lvs.json new file mode 100644 index 00000000..e8295a9c --- /dev/null +++ b/signoff/caravel/standalone_pvr/caravel.lvs.json @@ -0,0 +1,46600 @@ +[ + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_octl_mux", + "sky130_fd_io__gpiov2_octl_mux" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "w_1191_2415#", + "SEL_H_N", + "SEL_H", + "B_H", + "A_H", + "a_1266_1185#", + "Y_H" + ], [ + "VCCIO", + "SEL_H_N", + "SEL_H", + "B_H", + "A_H", + "VSSIO", + "Y_H" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_pupredrvr_strong_nd2", + "sky130_fd_io__gpiov2_pupredrvr_strong_nd2" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m1", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 10], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__res_generic_m1", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 10 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "EN_FAST[1]", + "EN_FAST[0]", + "EN_FAST[2]", + "EN_FAST[3]", + "VGND_IO", + "PUEN_H", + "a_158_632#", + "DRVHI_H", + "VCC_IO", + "PU_H_N" + ], [ + "EN_FAST[1]", + "EN_FAST[0]", + "EN_FAST[2]", + "EN_FAST[3]", + "VGND_IO", + "PUEN_H", + "(no matching pin)", + "DRVHI_H", + "VCC_IO", + "PU_H_N" + ] + ] + }, + { + "name": [ + "sky130_fd_io__tk_tie_r_out_esd", + "sky130_fd_io__tk_tie_r_out_esd" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "B" + ], [ + "A", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_io__com_cclat", + "sky130_fd_io__com_cclat" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 11], + ["sky130_fd_pr__nfet_g5v0d10v5", 11 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 11 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 11 ] + ] + ], + "nets": [ + 16, + 16 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "PD_DIS_H_uq1", + "OE_H_N", + "PU_DIS_H", + "VCC_IO", + "VGND", + "DRVHI_H_uq5", + "DRVLO_H_N_uq5" + ], [ + "PD_DIS_H", + "OE_H_N", + "PU_DIS_H", + "VCC_IO", + "VGND", + "DRVHI_H", + "DRVLO_H_N" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_pdpredrvr_strong", + "sky130_fd_io__gpiov2_pdpredrvr_strong" + ], + "devices": [ + [ + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 49 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 30 ], + ["sky130_fd_pr__res_generic_m1", 14 ] + ] + ], + "nets": [ + 7, + 60 + ], + "badnets": [ + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "I2C_MODE_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H_N", 1 ] + ] + ], + [ + "i2c_mode_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H", 1 ] + ] + ], + [ + "mod_slow_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "en_fast_h_n", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<0>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/pbias1", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "SLOW_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "net142", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/drvlo_i_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/N0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 8 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 6 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 26 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 49 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "mod_drvlo_h_n_i2c", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "A_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int2", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net157", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net161", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "DRVLO_H_N", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "B_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 7 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "VGND_IO", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 20 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 22 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "pbias_out", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "PDEN_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 6 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net171", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net45", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_nor2_dnw:nor_q0/net17", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int_slow", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/net43", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net88", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net108", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net84", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<101>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<100>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net183", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net039", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net42", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/bias_g", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PD_H[4]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "en_fast_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "PD_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PD_H[3]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "mod_drvlo_h_n", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "Y_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_octl_mux_0/w_1191_2415#", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/SEL_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/B_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "B_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/Y_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "Y_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/A_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "A_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_octl_mux_0/SEL_H_N", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H_N", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E2/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E1/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1o:e1_q0/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_opto:I76/sky130_fd_io__tk_em1o:e1_q0/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_opto:I77/sky130_fd_io__tk_em1o:e1_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_nand2:I160/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I160/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I98/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I98/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_inv_x1:I93/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_slow_q0", + [ + [ "1", 77 ], + [ "2", 11 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I44", + [ + [ "1", 12 ], + [ "2", 12 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I45", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I12", + [ + [ "1", 77 ], + [ "2", 13 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I33", + [ + [ "1", 77 ], + [ "2", 44 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I32", + [ + [ "1", 4 ], + [ "2", 3 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I31", + [ + [ "1", 3 ], + [ "2", 3 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I30", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I40", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 77 ], + [ "2", 4 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:I73", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I85", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I56", + [ + [ "1", 4 ], + [ "2", 11 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:I75", + [ + [ "1", 4 ], + [ "2", 11 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:I101", + [ + [ "1", 2 ], + [ "2", 11 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I15", + [ + [ "1", 77 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I16", + [ + [ "1", 2 ], + [ "2", 5 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I17", + [ + [ "1", 9 ], + [ "2", 13 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:mpin_slow_q0", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I90", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I87<1>", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 77 ] + ] + ], + [ + "sky130_fd_io__hvsbt_inv_x1:I93/sky130_fd_pr__nfet_g5v0d10v5:I2", + [ + [ "1", 14 ], + [ "2", 5 ], + [ "4", 14 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I23", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I38", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I94", + [ + [ "1", 44 ], + [ "2", 5 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I78", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I77", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 44 ], + [ "2", 4 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_q0", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_q0", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I18", + [ + [ "1", 44 ], + [ "2", 13 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I20", + [ + [ "1", 44 ], + [ "2", 5 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I19", + [ + [ "1", 44 ], + [ "2", 5 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_q0", + [ + [ "1", 44 ], + [ "2", 7 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_q0", + [ + [ "1", 44 ], + [ "2", 11 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_inv_x1_dnw:inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I2", + [ + [ "1", 44 ], + [ "2", 6 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I47", + [ + [ "1", 44 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I34", + [ + [ "1", 44 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I36", + [ + [ "1", 44 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I48", + [ + [ "1", 44 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I41", + [ + [ "1", 2 ], + [ "2", 9 ], + [ "4", 44 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:I88", + [ + [ "1", 14 ], + [ "2", 9 ], + [ "4", 14 ] + ] + ], + [ + "sky130_fd_io__tk_opto:I77/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__tk_opto:I76/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 12 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E1/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E2/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E3/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E4/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 12 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E6/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 12 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_octl_mux_0", + [ + [ "SEL_H_N", 1 ], + [ "A_H", 1 ], + [ "Y_H", 1 ], + [ "B_H", 1 ], + [ "SEL_H", 1 ], + [ "a_1266_1185#", 1 ], + [ "w_1191_2415#", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_octl_mux:mux_q0", + [ + [ "SEL_H_N", 5 ], + [ "A_H", 3 ], + [ "Y_H", 7 ], + [ "B_H", 13 ], + [ "SEL_H", 5 ], + [ "VSSIO", 44 ], + [ "VCCIO", 77 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__com_res_weak", + "sky130_fd_io__com_res_weak" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 8], + ["sky130_fd_pr__res_generic_m1", 7 ] + ], [ + ["sky130_fd_pr__res_generic_po", 7 ], + ["sky130_fd_pr__res_generic_m1", 7 ] + ] + ], + "nets": [ + 11, + 10 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__com_res_weak_bentbigres_0/a_n258_6046#", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "RA", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "RA", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ] + ], + [ + [ + [ + "li_n135_6820#", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "n<5>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_io__com_res_weak_bentbigres_0/sky130_fd_pr__res_generic_po:0", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__com_res_weak_bentbigres_0/sky130_fd_pr__res_generic_po:2", + [ + [ "end_a", 2 ] + ] + ] + ], [ + [ + "sky130_fd_pr__res_generic_po:I85", + [ + [ "end_a", 3 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_pddrvr_strong", + "sky130_fd_io__gpiov2_pddrvr_strong" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 28], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 10 ], + ["sky130_fd_pr__res_generic_m2", 17 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 30, + 23 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/PAD", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 28 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_10282_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_5322_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_12266_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_7306_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_3900_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_2908_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_5884_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_14178_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_10844_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_1354_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_7868_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_12828_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_8860_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_13820_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_4330_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_3338_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_11274_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_6314_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_8298_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_13258_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_9290_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_1916_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_4892_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_6876_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_924_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_11836_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_2346_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/a_9852_1285#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/VSSIO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 28 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 28 ] + ] + ] + ], [ + [ + "PD_H_I2C", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I99/net11", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I99/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I98/net11", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I106/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I110/net11", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I110/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I100/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I103/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I95/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I88/net7", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "PD_H[3]", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 6 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net80", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net78", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net76", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net72", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net68", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net66", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PD_H[2]", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net46", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "TIE_LO_ESD", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VGND_IO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 10 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 10 ] + ] + ], + [ + "PAD", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 10 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:0", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:1", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:2", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:3", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:5", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:6", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:7", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:8", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:9", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:10", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:11", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:12", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:14", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:15", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:16", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:17", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:18", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:19", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:20", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:21", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:22", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:23", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:24", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:25", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:26", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ], + [ + "sky130_fd_io__nfet_con_diff_wo_abt_270v2_0/sky130_fd_pr__nfet_g5v0d10v5:27", + [ + [ "1", 56 ], + [ "2", 1 ], + [ "4", 56 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n24<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n23<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n22<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 7 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n12_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 1 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n32<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n33<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n34<3>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n11<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n13_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__com_pddrvr_unit_2_5:n31_q0/sky130_fd_pr__nfet_g5v0d10v5:ndrv_q0", + [ + [ "1", 21 ], + [ "2", 3 ], + [ "4", 21 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I97/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I108/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I109/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I102/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I104/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I96/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2s:I113/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I99/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I99/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I98/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I106/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I110/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 7 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I110/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I100/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I103/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I95/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_em2o:I88/sky130_fd_pr__res_generic_m2:I2", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_io__tk_tie_r_out_esd:I49/sky130_fd_pr__res_generic_po:esd_r", + [ + [ "end_a", 21 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__res250only_small", + "sky130_fd_io__res250only_small" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "PAD", + "ROUT" + ], [ + "PAD", + "ROUT" + ] + ] + }, + { + "name": [ + "sky130_fd_io__inv_1", + "sky130_fd_io__inv_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "Y", + "A" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_io__nor2_1", + "sky130_fd_io__nor2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "A", + "VPB", + "B", + "VGND", + "VNB" + ], [ + "Y", + "VPWR", + "A", + "VPB", + "B", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_io__nand2_1", + "sky130_fd_io__nand2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ], [ + "Y", + "VGND", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3", + "4" + ], [ + "1", + "2", + "3", + "4" + ] + ] + }, + { + "name": [ + "sky130_fd_io__com_ctl_ls", + "sky130_fd_io__com_ctl_ls" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 4], + ["sky130_fd_pr__nfet_01v8_lvt", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 8], + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__nfet_01v8_lvt", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 8 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 18, + 17 + ], + "badnets": [ + [ + [ + [ + "VPB", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 2 ] + ] + ], + [ + "VPWR", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ] + ] + ] + ], [ + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 2 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "2", 2 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_octl", + "sky130_fd_io__gpiov2_octl" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 47], + ["sky130_fd_pr__nfet_01v8_lvt", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 51], + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 47 ], + ["sky130_fd_pr__nfet_01v8_lvt", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 51 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 77, + 68 + ], + "badnets": [ + [ + [ + [ + "a_4315_4619#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_4634_3816#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n8755_2046#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n9107_2384#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n9227_2020#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_4634_3414#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_4282_3816#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n9051_2020#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_n8875_2020#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_4514_3388#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 2 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 51 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 34 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "4", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_4458_3414#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "VCC_IO_uq0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 4 ] + ] + ], + [ + "DM_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ] + ] + ], + [ + "DM_H[0]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 14 ] + ] + ], + [ + "VCC_IO_uq1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 20 ] + ] + ], + [ + "a_n8755_2384#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_n8931_2384#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "a_n9283_2046#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "a_4338_3622#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_xor:I210/net62", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nor:I381/net16", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/net29", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I210/net58", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/net58", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I382/net25", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "n<8>", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ] + ] + ], + [ + "PDEN_H_N[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 37 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 51 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "4", 2 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 2 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 2 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 40 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 47 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "a_4491_4619#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ], [ + [ + "n<10>", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_nand2:I203/net25", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I187/net25", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ], + [ + [ + [ + "a_4520_7368#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_5348_5728#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "a_4315_5349#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "a_4282_3414#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "DM_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "DM_H[0]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ] + ] + ], + [ + [ + [ + "a_3933_3414#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "a_3966_4619#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "w_n9346_2317#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 4 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_xor:I200/net54", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "a_5052_5702#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "a_4347_7368#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_n9280_2384#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ], [ + [ + "n<1>", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "n<3>", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "net70", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_pr__nfet_g5v0d10v5:123", + [ + [ "1", 6 ], + [ "2", 8 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:50", + [ + [ "1", 96 ], + [ "2", 8 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:3", + [ + [ "1", 96 ], + [ "2", 8 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:104", + [ + [ "1", 96 ], + [ "2", 6 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:76", + [ + [ "1", 6 ], + [ "2", 6 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:59", + [ + [ "1", 96 ], + [ "2", 6 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:38", + [ + [ "1", 96 ], + [ "2", 8 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:28", + [ + [ "1", 3 ], + [ "2", 2 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:8", + [ + [ "1", 6 ], + [ "2", 1 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:61", + [ + [ "1", 96 ], + [ "2", 4 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:94", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 96 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:77", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 96 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_nand2:I203/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 99 ], + [ "2", 6 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I187/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 99 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 6 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I382/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/sky130_fd_pr__nfet_g5v0d10v5:I14", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I210/sky130_fd_pr__nfet_g5v0d10v5:I14", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I210/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 6 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nor:I381/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nor:I381/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 99 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/sky130_fd_pr__nfet_g5v0d10v5:I19", + [ + [ "1", 99 ], + [ "2", 10 ], + [ "4", 99 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_pr__pfet_g5v0d10v5:72", + [ + [ "1", 33 ], + [ "2", 8 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:62", + [ + [ "1", 33 ], + [ "2", 8 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:53", + [ + [ "1", 33 ], + [ "2", 8 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:49", + [ + [ "1", 6 ], + [ "2", 3 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:18", + [ + [ "1", 33 ], + [ "2", 8 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:20", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 33 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:45", + [ + [ "1", 39 ], + [ "2", 6 ], + [ "4", 39 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:31", + [ + [ "1", 39 ], + [ "2", 8 ], + [ "4", 39 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:17", + [ + [ "1", 39 ], + [ "2", 8 ], + [ "4", 39 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:32", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 4 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:7", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 4 ] + ] + ] + ], [ + [ + "sky130_fd_io__hvsbt_nor:I381/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 87 ], + [ "2", 8 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I382/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 87 ], + [ "2", 5 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I203/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 87 ], + [ "2", 10 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I187/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 87 ], + [ "2", 10 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nor:I381/sky130_fd_pr__pfet_g5v0d10v5:I12", + [ + [ "1", 5 ], + [ "2", 10 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_nand2:I187/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 87 ], + [ "2", 8 ], + [ "4", 87 ] + ] + ], + [ + "sky130_fd_io__hvsbt_xor:I200/sky130_fd_pr__pfet_g5v0d10v5:I18", + [ + [ "1", 87 ], + [ "2", 10 ], + [ "4", 87 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_obpredrvr", + "sky130_fd_io__gpiov2_obpredrvr" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 20], + ["sky130_fd_pr__nfet_g5v0d10v5", 39], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 23], + ["sky130_fd_pr__res_generic_po", 2 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 75 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 75 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 37 ], + ["sky130_fd_pr__res_generic_po", 2 ] + ] + ], + "nets": [ + 64, + 121 + ], + "badnets": [ + [ + [ + [ + "/sky130_fd_io__com_pdpredrvr_weakv2_0/a_73_866#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/a_311_632#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/a_809_632#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_737_914#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_311_632#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_809_1060#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_809_632#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_311_1060#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_2421_2014#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_weakv2_0/PD_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_weakv2_0/VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 23 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 39 ], + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/SEL_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/B_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "B_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/SEL_H_N", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H_N", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/w_1191_2415#", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/A_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "A_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0/sky130_fd_io__gpiov2_octl_mux_0/Y_H", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "Y_H", 1 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0/m1_6266_605#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/m1_2838_1831#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 17 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 18 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/PU_H_N[3]", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_562_1898#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/PU_H_N[2]", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/PUEN_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_207_1014#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/a_250_1898#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int_slow", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net183", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/net17", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/n<3>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<100>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/int<3>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/int<2>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/int<3>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/int<2>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/int<1>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/int<0>", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_weak:pu_weak_q0/net21", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_strong_slow:pu_strong_slow_q0/net17", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net88", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net84", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/net90", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/int_slow", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net62", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net171", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net45", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_weak:pd_weak_q0/net25", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_strong_slow:pd_strong_slow_q0/net25", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/mod_drvlo_h_n_i2c", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "A_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int2", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net157", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/net161", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__tk_opto:I77/sky130_fd_io__tk_em1o:e1_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__tk_opto:I76/sky130_fd_io__tk_em1o:e1_q0/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1o:e1_q0/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E1/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E2/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__tk_opto:I96/sky130_fd_io__tk_em1o:e1_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_io__tk_em1o:E1/net7", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/en_fast_h_n", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PU_H_N[3]", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "I2C_MODE_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H_N", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/i2c_mode_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "SEL_H", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/mod_slow_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<0>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/n<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/pbias1", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/n<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PU_H_N[2]", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PD_H[3]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/mod_drvlo_h_n", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "Y_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PD_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/en_fast_h", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "SLOW_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/net142", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/drvlo_i_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/N0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/drvhi_i_h_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "PUEN_H[1]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "PD_H[4]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/bias_g", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/bias_g", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "DRVHI_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 14 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 7 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 49 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 75 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VGND_IO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 67 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 47 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PDEN_H_N[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 7 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 6 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 8 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 6 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/pbias_out", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 3 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/int1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/net42", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/net24", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/net24", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ] + ] + ] + ] + ], + [ + [ + [ + "/sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/a_158_632#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/a_158_632#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PD_H[1]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "PD_H[0]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PU_H_N[1]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "PU_H_N[0]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PDEN_H_N[0]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PUEN_H[0]", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/DRVHI_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 12 ] + ] + ] + ], [ + [ + "DRVLO_H_N", + [ + [ "sky130_fd_io__gpiov2_octl_mux", "B_H", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 9 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 7 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__pfet_g5v0d10v5:7", + [ + [ "1", 36 ], + [ "2", 5 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__pfet_g5v0d10v5:35", + [ + [ "1", 36 ], + [ "2", 7 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__pfet_g5v0d10v5:36", + [ + [ "1", 36 ], + [ "2", 7 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/sky130_fd_pr__pfet_g5v0d10v5:4", + [ + [ "1", 36 ], + [ "2", 7 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__pfet_g5v0d10v5:5", + [ + [ "1", 36 ], + [ "2", 7 ], + [ "4", 36 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__nfet_g5v0d10v5:15", + [ + [ "1", 66 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__nfet_g5v0d10v5:42", + [ + [ "1", 9 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/sky130_fd_pr__nfet_g5v0d10v5:1", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_0/sky130_fd_pr__nfet_g5v0d10v5:8", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__nfet_g5v0d10v5:1", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__nfet_g5v0d10v5:7", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__nfet_g5v0d10v5:9", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__gpiov2_pupredrvr_strong_nd2_a_0/sky130_fd_pr__nfet_g5v0d10v5:10", + [ + [ "1", 6 ], + [ "2", 17 ], + [ "4", 66 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__res_generic_m1:0", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0//sky130_fd_io__feascom_pupredrvr_nbiasv2_0/sky130_fd_pr__res_generic_m1:8", + [ + [ "end_a", 9 ] + ] + ], + [ + "sky130_fd_io__gpio_pupredrvr_strongv2_0/sky130_fd_pr__res_generic_m1:3", + [ + [ "end_a", 66 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_pdpredrvr_weak:pd_weak_q0/sky130_fd_pr__pfet_g5v0d10v5:I24", + [ + [ "1", 127 ], + [ "2", 2 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_q0", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__pfet_g5v0d10v5:mpin_q0", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_q0", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__pfet_g5v0d10v5:mpin_q0", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I34", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I31", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I30", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I12", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I50", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__pfet_g5v0d10v5:I56", + [ + [ "1", 127 ], + [ "2", 7 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_inv_x1:I93/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_slow_q0", + [ + [ "1", 127 ], + [ "2", 13 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_fast1_q0", + [ + [ "1", 127 ], + [ "2", 12 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:mpin_slow_q0", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:mpen_slow_q0", + [ + [ "1", 127 ], + [ "2", 13 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__pfet_g5v0d10v5:I87<1>", + [ + [ "1", 7 ], + [ "2", 7 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_inv_x1_dnw:inv_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 127 ], + [ "2", 6 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I44", + [ + [ "1", 12 ], + [ "2", 12 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I45", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I15", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I16", + [ + [ "1", 2 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I6", + [ + [ "1", 127 ], + [ "2", 6 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I33", + [ + [ "1", 127 ], + [ "2", 119 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I32", + [ + [ "1", 4 ], + [ "2", 3 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I31", + [ + [ "1", 3 ], + [ "2", 3 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I30", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I43", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__pfet_g5v0d10v5:I40", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__pfet_g5v0d10v5:I12", + [ + [ "1", 6 ], + [ "2", 13 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_pr__pfet_g5v0d10v5:I87", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_strong_slow:pd_strong_slow_q0/sky130_fd_pr__pfet_g5v0d10v5:I24", + [ + [ "1", 127 ], + [ "2", 13 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_nand2:I160/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_nand2:I160/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_nand2:I98/sky130_fd_pr__pfet_g5v0d10v5:I3", + [ + [ "1", 127 ], + [ "2", 5 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_nand2:I98/sky130_fd_pr__pfet_g5v0d10v5:I5", + [ + [ "1", 127 ], + [ "2", 4 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_weak:pu_weak_q0/sky130_fd_pr__pfet_g5v0d10v5:I38", + [ + [ "1", 127 ], + [ "2", 2 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_weak:pu_weak_q0/sky130_fd_pr__pfet_g5v0d10v5:I37", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_strong_slow:pu_strong_slow_q0/sky130_fd_pr__pfet_g5v0d10v5:I38", + [ + [ "1", 127 ], + [ "2", 9 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_strong_slow:pu_strong_slow_q0/sky130_fd_pr__pfet_g5v0d10v5:I37", + [ + [ "1", 127 ], + [ "2", 21 ], + [ "4", 127 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_weak:pu_weak_q0/sky130_fd_pr__nfet_g5v0d10v5:I39", + [ + [ "1", 119 ], + [ "2", 2 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_slow1_q0", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_slow_q0", + [ + [ "1", 5 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_slow1_q0", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_slow_q0", + [ + [ "1", 7 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__nfet_g5v0d10v5:I28", + [ + [ "1", 9 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 119 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__hvsbt_inv_x1:I93/sky130_fd_pr__nfet_g5v0d10v5:I2", + [ + [ "1", 14 ], + [ "2", 5 ], + [ "4", 14 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I94", + [ + [ "1", 119 ], + [ "2", 5 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_q0", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I78", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_q0", + [ + [ "1", 119 ], + [ "2", 7 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr3:nr2_q0/sky130_fd_pr__nfet_g5v0d10v5:mnen_q0", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_inv_x1_dnw:inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I2", + [ + [ "1", 119 ], + [ "2", 6 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I47", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I23", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I20", + [ + [ "1", 119 ], + [ "2", 5 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I19", + [ + [ "1", 119 ], + [ "2", 5 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I34", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I38", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I48", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__nfet_g5v0d10v5:I1", + [ + [ "1", 119 ], + [ "2", 4 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_nor2_dnw:nor_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_pr__nfet_g5v0d10v5:I88", + [ + [ "1", 14 ], + [ "2", 9 ], + [ "4", 14 ] + ] + ], + [ + "sky130_fd_io__com_pupredrvr_strong_slow:pu_strong_slow_q0/sky130_fd_pr__nfet_g5v0d10v5:I39", + [ + [ "1", 119 ], + [ "2", 9 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<3>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2b_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<2>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<3>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<2>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<1>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__gpiov2_pupredrvr_strong_nd2:nd2a_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_fast<0>_q0", + [ + [ "1", 6 ], + [ "2", 21 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_weak:pd_weak_q0/sky130_fd_pr__nfet_g5v0d10v5:I26", + [ + [ "1", 119 ], + [ "2", 2 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__com_pdpredrvr_strong_slow:pd_strong_slow_q0/sky130_fd_pr__nfet_g5v0d10v5:I26", + [ + [ "1", 119 ], + [ "2", 13 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:mnin_q0", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_pdpredrvr_strong_nr2:nr3_q0/sky130_fd_pr__nfet_g5v0d10v5:I77", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I18", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 119 ], + [ "2", 17 ], + [ "4", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__tk_opto:I96/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 119 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_io__tk_em1s:E7/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 9 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pupredrvr_strong:pu_strong_q0/sky130_fd_io__com_pupredrvr_nbias:nbias_q0/sky130_fd_io__tk_em1o:E1/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__tk_opto:I77/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__tk_opto:I76/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 12 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1o:e1_q0/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_opto:I27/sky130_fd_io__tk_em1s:e2_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 9 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E1/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1o:E2/sky130_fd_pr__res_generic_m1:I2", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E3/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__com_pdpredrvr_pbias:bias_q0/sky130_fd_io__tk_em1s:E6/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 12 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong_0//sky130_fd_io__gpiov2_octl_mux_0", + [ + [ "SEL_H_N", 1 ], + [ "A_H", 1 ], + [ "Y_H", 1 ], + [ "B_H", 1 ], + [ "SEL_H", 1 ], + [ "a_1266_1185#", 66 ], + [ "w_1191_2415#", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_pdpredrvr_strong:pd_strong_q0/sky130_fd_io__gpiov2_octl_mux:mux_q0", + [ + [ "SEL_H_N", 5 ], + [ "A_H", 3 ], + [ "Y_H", 7 ], + [ "B_H", 17 ], + [ "SEL_H", 5 ], + [ "VSSIO", 119 ], + [ "VCCIO", 127 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_amux_decoder", + "sky130_fd_io__gpiov2_amux_decoder" + ], + "devices": [ + [ + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 24 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 38 ], + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 60, + 80 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__tap_1_2/VPWR", + [ + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_io__inv_1", "VNB", 15 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ] + ] + ], + [ + "sky130_fd_io__tap_1_2/VPB", + [ + [ "sky130_fd_io__inv_1", "VPB", 15 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ] + ] + ], + [ + "sky130_fd_io__tap_1_2/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 5 ], + [ "sky130_fd_io__nand2_1", "VGND", 3 ] + ] + ], + [ + "sky130_fd_io__inv_1_10/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_11/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_12/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_13/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_14/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_0/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_1/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_2/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_3/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_4/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_5/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_6/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_7/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_8/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_9/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_10/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_11/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_12/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_13/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_14/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_0/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_1/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_2/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_3/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_4/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_5/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_6/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_7/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_8/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_9/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_0/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_2/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_1/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_3/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_0/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_2/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_1/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_3/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_0/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_2/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_1/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nor2_1_3/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_0/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_1/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_2/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_3/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_0/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_1/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_2/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_3/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_0/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_1/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_2/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__nand2_1_3/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__inv_1_8/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 3 ], + [ "sky130_fd_io__nand2_1", "VGND", 1 ] + ] + ], + [ + "sky130_fd_io__tap_1_1/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 7 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ] + ] + ] + ], [ + [ + "ANALOG_EN", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "OUT", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "ana_en_i_n", + [ + [ "sky130_fd_io__nor2_1", "A", 4 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "pol_xor_out", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/inor", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "int_pd_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "net144", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "int_pu_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "net137", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "ana_sel_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "NGA_PAD_VSWITCH_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "NGB_PAD_VSWITCH_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "PU_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "PD_VSWITCH_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sndNA", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sndPA", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ] + ] + ], + [ + "out_i_n", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ], + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/pmid", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 3 ] + ] + ], + [ + "VSSD", + [ + [ "sky130_fd_io__nor2_1", "VGND", 4 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VGND", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 24 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 38 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 4 ], + [ "sky130_fd_pr__nfet_01v8", "4", 5 ], + [ "sky130_fd_io__inv_1", "VGND", 15 ], + [ "sky130_fd_io__inv_1", "VNB", 15 ] + ] + ], + [ + "VCCD", + [ + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 22 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 24 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 3 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 5 ], + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__inv_1", "VPB", 15 ] + ] + ], + [ + "ana_pol_i", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "out_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PGB_PAD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PGA_PAD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor0", + [ + [ "1", 117 ], + [ "2", 6 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor1", + [ + [ "1", 117 ], + [ "2", 6 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi10", + [ + [ "1", 117 ], + [ "2", 6 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi11", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi20", + [ + [ "1", 117 ], + [ "2", 5 ], + [ "4", 117 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor0", + [ + [ "1", 100 ], + [ "2", 6 ], + [ "4", 100 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor1", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 100 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi10", + [ + [ "1", 100 ], + [ "2", 6 ], + [ "4", 100 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi11", + [ + [ "1", 100 ], + [ "2", 6 ], + [ "4", 100 ] + ] + ], + [ + "sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi20", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 100 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__nand2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nand2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nand2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nand2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__nand2_1:I111", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "B", 6 ], + [ "Y", 2 ], + [ "A", 6 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "sky130_fd_io__nand2_1:I110", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "B", 2 ], + [ "Y", 2 ], + [ "A", 5 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__nor2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nor2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nor2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__nor2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__inv_1_10", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_11", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_12", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_13", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_14", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_4", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_5", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_6", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_7", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_8", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__inv_1_9", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__inv_1:I58", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "Y", 5 ], + [ "A", 1 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "sky130_fd_io__inv_1:I43", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "Y", 3 ], + [ "A", 1 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "sky130_fd_io__inv_1:I44", + [ + [ "VPWR", 100 ], + [ "VGND", 117 ], + [ "Y", 6 ], + [ "A", 3 ], + [ "VNB", 117 ], + [ "VPB", 100 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ipath_hvls", + "sky130_fd_io__gpiov2_ipath_hvls" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 10], + ["sky130_fd_pr__nfet_g5v0d10v5", 11 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 10 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 11 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "MODE_NORMAL_N", + "INB_VCCHIB", + "IN_VCCHIB", + "MODE_VCCHIB", + "OUT_B", + "VSSD", + "VDDIO_Q", + "MODE_NORMAL", + "IN_VDDIO", + "OUT", + "MODE_VCCHIB_N" + ], [ + "MODE_NORMAL_N", + "INB_VCCHIB", + "IN_VCCHIB", + "MODE_VCCHIB", + "OUT_B", + "VSSD", + "VDDIO_Q", + "MODE_NORMAL", + "IN_VDDIO", + "OUT", + "MODE_VCCHIB_N" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_vcchib_in_buf", + "sky130_fd_io__gpiov2_vcchib_in_buf" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8", 6], + ["sky130_fd_pr__nfet_g5v0d10v5", 4], + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8", 6 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "IN_H", + "VSSD", + "OUT", + "OUT_N", + "MODE_VCCHIB_LV_N", + "VCCHIB" + ], [ + "IN_H", + "VSSD", + "OUT", + "OUT_N", + "MODE_VCCHIB_LV_N", + "VCCHIB" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_in_buf", + "sky130_fd_io__gpiov2_in_buf" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 14], + ["sky130_fd_pr__nfet_g5v0d10v5", 14 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 14 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 14 ] + ] + ], + "nets": [ + 20, + 20 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VTRIP_SEL_H_N", + "MODE_NORMAL_N_uq1", + "VSSD", + "VDDIO_Q", + "IN_H", + "OUT_N", + "VTRIP_SEL_H", + "IN_VT", + "OUT" + ], [ + "VTRIP_SEL_H_N", + "MODE_NORMAL_N", + "VSSD", + "VDDIO_Q", + "IN_H", + "OUT_N", + "VTRIP_SEL_H", + "IN_VT", + "OUT" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_inbuf_lvinv_x1", + "sky130_fd_io__gpiov2_inbuf_lvinv_x1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 6 + ], + "badnets": [ + [ + [ + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8", "4", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ] + ] + ], + [ + "VNB", + [ + [ "sky130_fd_pr__nfet_01v8", "4", 1 ] + ] + ], + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ], + [ + "VPB", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ipath_lvls", + "sky130_fd_io__gpiov2_ipath_lvls" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 7], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 18, + 18 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "a_323_2354#", + "MODE_NORMAL_LV", + "MODE_VCCHIB_LV_N", + "MODE_NORMAL_LV_N", + "VCCHIB", + "IN_VDDIO", + "MODE_VCCHIB_LV", + "OUT", + "IN_VCCHIB", + "OUT_B", + "VSSD" + ], [ + "(no matching pin)", + "MODE_NORMAL_LV", + "MODE_VCCHIB_LV_N", + "MODE_NORMAL_LV_N", + "VCCHIB", + "IN_VDDIO", + "MODE_VCCHIB_LV", + "OUT", + "IN_VCCHIB", + "OUT_B", + "VSSD" + ] + ] + }, + { + "name": [ + "sky130_fd_io__signal_5_sym_hv_local_5term", + "sky130_fd_io__signal_5_sym_hv_local_5term" + ], + "devices": [ + [ + ["sky130_fd_pr__esd_nfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m1", 2 ] + ], [ + ["sky130_fd_pr__esd_nfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m1", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "NBODY", + "GATE", + "VGND", + "IN", + "m1_204_67#", + "NWELLRING" + ], [ + "NBODY", + "GATE", + "VGND", + "IN", + "net16", + "NWELLRING" + ] + ] + }, + { + "name": [ + "sky130_fd_io__res75only_small", + "sky130_fd_io__res75only_small" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "PAD", + "ROUT" + ], [ + "PAD", + "ROUT" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_octl_dat", + "sky130_fd_io__gpiov2_octl_dat" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 6], + ["sky130_fd_pr__pfet_g5v0d10v5", 130], + ["sky130_fd_pr__nfet_01v8_lvt", 6], + ["sky130_fd_pr__nfet_g5v0d10v5", 142], + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_io__com_cclat", 1], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 37], + ["sky130_fd_pr__res_generic_po", 2 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 6 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 130 ], + ["sky130_fd_pr__nfet_01v8_lvt", 6 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 142 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_io__com_cclat", 1 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 37 ], + ["sky130_fd_pr__res_generic_po", 2 ] + ] + ], + "nets": [ + 204, + 203 + ], + "badnets": [ + [ + [ + [ + "DM_H[1]_uq0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ], [ + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_amux_ctl_logic", + "sky130_fd_io__gpiov2_amux_ctl_logic" + ], + "devices": [ + [ + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 71 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 105 ], + ["sky130_fd_pr__nfet_05v0_nvt", 14 ], + ["sky130_fd_pr__nfet_01v8_lvt", 14 ], + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ] + ], + "nets": [ + 60, + 156 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_11/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_13/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_1/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_3/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_5/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_7/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_10/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_12/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_9/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_14/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_0/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_2/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_4/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_6/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_0/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_2/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_4/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_6/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_11/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_13/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_1/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_3/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_5/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_7/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_10/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_9/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_12/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_14/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 3 ], + [ "sky130_fd_io__nand2_1", "VGND", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_1/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 7 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VPWR", + [ + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VPB", + [ + [ "sky130_fd_io__inv_1", "VPB", 15 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_io__inv_1", "VNB", 15 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 5 ], + [ "sky130_fd_io__nand2_1", "VGND", 3 ] + ] + ] + ], [ + [ + "OUT", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "amux_en_vdda_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "pd_csd_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "PU_CSD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net248", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "amux_en_vswitch_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 6 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "amux_en_vdda_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "PD_CSD_VSWITCH_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_pol_i", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/out_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net274", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "amux_en_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_en_i_n", + [ + [ "sky130_fd_io__nor2_1", "A", 4 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/pol_xor_out", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/inor", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net254", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/ana_en_i_n", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "ANALOG_EN", + [ + [ "sky130_fd_io__inv_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/out_i_n", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ], + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/pmid", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net275", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/ana_en_i", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/net61", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/int_pd_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/net144", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/int_pu_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/net137", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_sel_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sndNA", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sndPA", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net42", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net38", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VCCD", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 26 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 28 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "2", 14 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 5 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 7 ], + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__inv_1", "VPB", 15 ] + ] + ], + [ + "VDDA", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 11 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 11 ] + ] + ], + [ + "VDDIO_Q", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 13 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 13 ] + ] + ], + [ + "VSSA", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 33 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 47 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 6 ] + ] + ], + [ + "VSSD", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 38 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 58 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 8 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 8 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VGND", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8", "4", 7 ], + [ "sky130_fd_io__inv_1", "VGND", 15 ], + [ "sky130_fd_io__inv_1", "VNB", 15 ] + ] + ], + [ + "VSWITCH", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 19 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net54", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net54", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net58", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net58", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net38", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net42", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "ngb_pad_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "nga_pad_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "PGB_PAD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "PGA_PAD_VDDIOQ_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "amux_en_vddio_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 8 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "amux_en_vddio_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 8 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pucsd_inv:I38/sky130_fd_pr__pfet_g5v0d10v5:I74", + [ + [ "1", 26 ], + [ "2", 6 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__pfet_g5v0d10v5:I517", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__amx_inv1:I90/sky130_fd_pr__pfet_g5v0d10v5:I54", + [ + [ "1", 38 ], + [ "2", 6 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 26 ], + [ "2", 6 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I9", + [ + [ "1", 26 ], + [ "2", 3 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 38 ], + [ "2", 4 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I9", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 26 ], + [ "2", 6 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 26 ], + [ "2", 5 ], + [ "4", 26 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pucsd_inv:I38/sky130_fd_pr__nfet_g5v0d10v5:I75", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I414", + [ + [ "1", 99 ], + [ "2", 5 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I519", + [ + [ "1", 99 ], + [ "2", 99 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__amx_inv1:I90/sky130_fd_pr__nfet_g5v0d10v5:I92", + [ + [ "1", 99 ], + [ "2", 6 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I17", + [ + [ "1", 99 ], + [ "2", 5 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I25", + [ + [ "1", 4 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 5 ], + [ "2", 8 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__nfet_05v0_nvt:I21", + [ + [ "1", 2 ], + [ "2", 126 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__nfet_05v0_nvt:I20", + [ + [ "1", 2 ], + [ "2", 126 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_05v0_nvt:I21", + [ + [ "1", 2 ], + [ "2", 126 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_05v0_nvt:I20", + [ + [ "1", 2 ], + [ "2", 126 ], + [ "4", 99 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor0", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor1", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi10", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi11", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi20", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I15/sky130_fd_pr__nfet_01v8:I27", + [ + [ "1", 177 ], + [ "2", 3 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I16/sky130_fd_pr__nfet_01v8:I27", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor0", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor1", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi10", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi11", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi20", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I15/sky130_fd_pr__pfet_01v8_hvt:I29", + [ + [ "1", 126 ], + [ "2", 3 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I16/sky130_fd_pr__pfet_01v8_hvt:I29", + [ + [ "1", 126 ], + [ "2", 5 ], + [ "4", 126 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__nand2_1:I111", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "B", 6 ], + [ "Y", 2 ], + [ "A", 6 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__nand2_1:I110", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "B", 2 ], + [ "Y", 2 ], + [ "A", 5 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_10", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_11", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_12", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_13", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_14", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_4", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_5", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_6", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_7", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_8", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_9", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I58", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 5 ], + [ "A", 3 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I43", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 3 ], + [ "A", 1 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I44", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 6 ], + [ "A", 3 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ibuf_se", + "sky130_fd_io__gpiov2_ibuf_se" + ], + "devices": [ + [ + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 21], + ["sky130_fd_pr__nfet_g5v0d10v5", 21], + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 9], + ["sky130_fd_pr__pfet_01v8", 9 ] + ], [ + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 21 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 21 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 9 ], + ["sky130_fd_pr__pfet_01v8", 9 ] + ] + ], + "nets": [ + 45, + 45 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VCCHIB", + "VDDIO_Q", + "VSSD", + "MODE_VCCHIB_N", + "IN_H", + "IBUFMUX_OUT", + "IN_VT", + "VTRIP_SEL_H", + "ENABLE_VDDIO_LV", + "sky130_fd_io__gpiov2_ipath_lvls_0/a_323_2354#", + "MODE_NORMAL_N", + "IBUFMUX_OUT_H", + "VTRIP_SEL_H_N" + ], [ + "VCCHIB", + "VDDIO_Q", + "VSSD", + "MODE_VCCHIB_N", + "IN_H", + "IBUFMUX_OUT", + "IN_VT", + "VTRIP_SEL_H", + "ENABLE_VDDIO_LV", + "(no matching pin)", + "MODE_NORMAL_N", + "IBUFMUX_OUT_H", + "VTRIP_SEL_H_N" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ctl_lsbank", + "sky130_fd_io__gpiov2_ctl_lsbank" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 12], + ["sky130_fd_pr__pfet_g5v0d10v5", 24], + ["sky130_fd_pr__nfet_01v8_lvt", 12], + ["sky130_fd_pr__nfet_g5v0d10v5", 48], + ["sky130_fd_pr__pfet_01v8_hvt", 12], + ["sky130_fd_pr__nfet_01v8", 12], + ["sky130_fd_pr__res_generic_m1", 26], + ["sky130_fd_pr__res_generic_m2", 4 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 12 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 24 ], + ["sky130_fd_pr__nfet_01v8_lvt", 12 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 48 ], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ], + ["sky130_fd_pr__nfet_01v8", 12 ], + ["sky130_fd_pr__res_generic_m1", 25 ], + ["sky130_fd_pr__res_generic_m2", 4 ] + ] + ], + "nets": [ + 107, + 102 + ], + "badnets": [ + [ + [ + [ + "DM_H_N[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H_N[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VTRIP_SEL_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VTRIP_SEL_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/a_1762_n1276#", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "w_15552_2653#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "m1_2266_545#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 20 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 20 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 12 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 12 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 12 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 48 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 36 ], + [ "sky130_fd_pr__nfet_01v8", "4", 12 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 10 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "m1_10303_543#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "m1_10109_333#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "m1_2267_543#", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "m2_14990_104#", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "OD_I_H", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ] + ] + ] + ], [ + [ + "VTRIP_SEL_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VTRIP_SEL_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H_N[2]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "DM_H_N[1]", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "IB_MODE_SEL_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "IB_MODE_SEL_H_N", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_rst_q0/sky130_fd_io__tk_em1o:e2_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_st_q0/sky130_fd_io__tk_em1o:e2_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "sky130_fd_io__tk_optiB:I598/sky130_fd_io__tk_em2o:e2_q0/net11", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 36 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 48 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 12 ], + [ "sky130_fd_pr__nfet_01v8", "4", 12 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 12 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 12 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 12 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 24 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 24 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "/sky130_fd_io__com_ctl_ls_1v2_0/a_361_1391#", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_v2_0/a_361_1391#", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_361_1391#", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_1v2_0/a_957_1391#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_v2_0/a_957_1391#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_957_1391#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_lsv2_0/a_4933_638#", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_lsv2_0/a_4700_968#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:I595/net122", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/net122", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/net122", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/net122", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/net130", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/net130", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/net130", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/net130", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "/sky130_fd_io__com_ctl_ls_1v2_0/a_65_861#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_1v2_0/a_130_181#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_v2_0/a_65_861#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_v2_0/a_130_181#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_65_861#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_130_181#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:I595/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ] + ] + ], + [ + [ + [ + "/sky130_fd_io__com_ctl_lsv2_0/a_4739_1530#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "/sky130_fd_io__com_ctl_lsv2_0/a_4793_n866#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_lsv2_0/VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ] + ], [ + [ + "OD_I_H", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ] + ] + ] + ] + ], + [ + [ + [ + "HLD_I_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 12 ] + ] + ] + ], [ + [ + "HLD_I_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 12 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_1v2_0/SET_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/RST_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/SET_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/RST_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/SET_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/RST_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ] + ] + ], + [ + "sky130_fd_io__com_ctl_lsv2_0/RST_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "ib_mode_sel_rst_h", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "dm_rst_h<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "dm_rst_h<2>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "trip_sel_rst_h", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "dm_st_h<2>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "dm_st_h<1>", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "trip_sel_st_h", + [ + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_lsv2_0/SET_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ] + ] + ] + ], [ + [ + "ib_mode_sel_st_h", + [ + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_pr__res_generic_m1:0", + [ + [ "end_a", 147 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:1", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:12", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:16", + [ + [ "end_a", 147 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:27", + [ + [ "end_a", 147 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:28", + [ + [ "end_a", 3 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:11", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:26", + [ + [ "end_a", 147 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m1:34", + [ + [ "end_a", 2 ] + ] + ] + ], [ + [ + "sky130_fd_io__tk_opti:trip_sel_st_q0/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 149 ] + ] + ], + [ + "sky130_fd_io__tk_opti:I803<1>/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 149 ] + ] + ], + [ + "sky130_fd_io__tk_opti:I802<1>/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 149 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_rst_q0/sky130_fd_io__tk_em1o:e2_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 149 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_st_q0/sky130_fd_io__tk_em1o:e2_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "sky130_fd_io__tk_opti:trip_sel_rst_q0/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "sky130_fd_io__tk_opti:I804<1>/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "sky130_fd_io__tk_opti:I805<1>/sky130_fd_io__tk_em1s:e1_q0/sky130_fd_pr__res_generic_m1:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_pr__res_generic_m2:19", + [ + [ "end_a", 5 ] + ] + ], + [ + "sky130_fd_pr__res_generic_m2:40", + [ + [ "end_a", 5 ] + ] + ] + ], [ + [ + "sky130_fd_io__tk_optiA:I597/sky130_fd_io__tk_em2s:e1_q0/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 6 ] + ] + ], + [ + "sky130_fd_io__tk_optiB:I598/sky130_fd_io__tk_em2o:e2_q0/sky130_fd_pr__res_generic_m2:I1", + [ + [ "end_a", 6 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:14", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:21", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:14", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:22", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:14", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:22", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:26", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:29", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:28", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:30", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:28", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:30", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_lsv2_0/sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_lsv2_0/sky130_fd_pr__nfet_g5v0d10v5:9", + [ + [ "1", 147 ], + [ "2", 3 ], + [ "4", 147 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnset_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:mnset_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:mnset_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:mnset_q0", + [ + [ "1", 149 ], + [ "2", 3 ], + [ "4", 149 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 147 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I6", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 8 ], + [ "2", 12 ], + [ "4", 149 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:18", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__nfet_g5v0d10v5:25", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:18", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__nfet_g5v0d10v5:26", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:18", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__nfet_g5v0d10v5:26", + [ + [ "1", 147 ], + [ "2", 8 ], + [ "4", 147 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I4", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I3", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I4", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__nfet_g5v0d10v5:I3", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I4", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__nfet_g5v0d10v5:I3", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I4", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__nfet_g5v0d10v5:I3", + [ + [ "1", 149 ], + [ "2", 8 ], + [ "4", 149 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__pfet_g5v0d10v5:23", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__pfet_g5v0d10v5:16", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__pfet_g5v0d10v5:23", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__pfet_g5v0d10v5:16", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__pfet_g5v0d10v5:22", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__pfet_g5v0d10v5:16", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__pfet_g5v0d10v5:9", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_1v2_0/sky130_fd_pr__pfet_g5v0d10v5:1", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__pfet_g5v0d10v5:9", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_v2_0/sky130_fd_pr__pfet_g5v0d10v5:1", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__pfet_g5v0d10v5:8", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls_en_1_v2_0/sky130_fd_pr__pfet_g5v0d10v5:1", + [ + [ "1", 40 ], + [ "2", 8 ], + [ "4", 40 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:I595/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<1>_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:dm_ls<2>_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ], + [ + "sky130_fd_io__com_ctl_ls:trip_sel_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 48 ], + [ "2", 8 ], + [ "4", 48 ] + ] + ] + ] + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3" + ], [ + "1", + "2", + "3" + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_amux", + "sky130_fd_io__gpiov2_amux" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 12], + ["sky130_fd_pr__pfet_g5v0d10v5", 6], + ["sky130_fd_io__res75only_small", 14], + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0], + ["(no matching element)", 0 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 127 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 79 ], + ["sky130_fd_io__res75only_small", 14 ], + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_pr__nfet_05v0_nvt", 14 ], + ["sky130_fd_pr__nfet_01v8_lvt", 14 ], + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ] + ], + "nets": [ + 109, + 176 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_P0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_P1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_P0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_P1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_N0", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_N1", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_N0", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_N1", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_N2", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/PAD_HV_N3", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_N2", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/PAD_HV_N3", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_10/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_13/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_0/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_3/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_4/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_5/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_6/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_8/ROUT", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_4/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_6/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_10/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_1/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_12/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_3/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_14/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_5/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_7/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_9/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_0/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_11/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_2/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_13/A", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_9/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_0/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_11/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_2/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_13/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_4/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_6/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_10/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_1/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_12/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_3/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_14/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_5/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_7/Y", + [ + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/Y", + [ + [ "sky130_fd_io__nor2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/Y", + [ + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/B", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_1/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_3/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_0/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nor2_1_2/A", + [ + [ "sky130_fd_io__nor2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/B", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_0/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_2/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_1/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__nand2_1_3/A", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/VDDA", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_10/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 1 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_13/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 1 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_0/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 1 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_3/PAD", + [ + [ "sky130_fd_io__res75only_small", "ROUT", 1 ], + [ "sky130_fd_io__res75only_small", "PAD", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_2/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_1/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_5/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_8/PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__inv_1_8/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 3 ], + [ "sky130_fd_io__nand2_1", "VGND", 1 ] + ] + ], + [ + "VSUBS", + [ + [ "sky130_fd_io__inv_1", "VNB", 15 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VPB", + [ + [ "sky130_fd_io__inv_1", "VPB", 15 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VPWR", + [ + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_1/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 7 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0/sky130_fd_io__gpiov2_amux_decoder_0/sky130_fd_io__tap_1_2/VGND", + [ + [ "sky130_fd_io__inv_1", "VGND", 5 ], + [ "sky130_fd_io__nand2_1", "VGND", 3 ] + ] + ] + ], [ + [ + "ANALOG_EN", + [ + [ "sky130_fd_io__inv_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/net74", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/out_i_n", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ], + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/pmid", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net275", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/ana_en_i", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/net61", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 2 ] + ] + ], + [ + "OUT", + [ + [ "sky130_fd_io__inv_1", "A", 1 ] + ] + ], + [ + "HLD_I_H_N", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/int_pd_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/net144", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/int_pu_on_n", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/net137", + [ + [ "sky130_fd_io__nor2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_sel_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sndNA", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sndPA", + [ + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/net42", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/net42", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VSSIO_Q", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net248", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "pu_csd_vddioq_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vdda_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_pol_i", + [ + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/out_i", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 2 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net274", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/fbk", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "pd_csd_vswitch_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vswitch_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 6 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VDDA", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 13 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 11 ] + ] + ], + [ + "VSSA", + [ + [ "sky130_fd_io__res75only_small", "PAD", 4 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 59 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 41 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 6 ] + ] + ], + [ + "VSWITCH", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 19 ] + ] + ], + [ + "HLD_I_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/ana_en_i_n", + [ + [ "sky130_fd_io__nor2_1", "A", 4 ], + [ "sky130_fd_io__inv_1", "Y", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/pol_xor_out", + [ + [ "sky130_fd_io__nand2_1", "B", 1 ], + [ "sky130_fd_io__nand2_1", "A", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/inor", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/ana_en_i_n", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ], + [ "sky130_fd_pr__nfet_01v8", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "2", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "1|3", 1 ] + ] + ], + [ + "net0127", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 5 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VDDIO_Q", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 15 ] + ] + ], + [ + "VSSD", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 38 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 58 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 8 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 8 ], + [ "sky130_fd_io__nor2_1", "VGND", 4 ], + [ "sky130_fd_io__nor2_1", "VNB", 4 ], + [ "sky130_fd_io__nand2_1", "VGND", 4 ], + [ "sky130_fd_io__nand2_1", "VNB", 4 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 6 ], + [ "sky130_fd_pr__nfet_01v8", "4", 7 ], + [ "sky130_fd_io__inv_1", "VGND", 15 ], + [ "sky130_fd_io__inv_1", "VNB", 15 ] + ] + ], + [ + "VCCD", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 26 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 28 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "2", 14 ], + [ "sky130_fd_io__nor2_1", "VPWR", 4 ], + [ "sky130_fd_io__nor2_1", "VPB", 4 ], + [ "sky130_fd_io__nand2_1", "VPWR", 4 ], + [ "sky130_fd_io__nand2_1", "VPB", 4 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 5 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "4", 7 ], + [ "sky130_fd_io__inv_1", "VPWR", 15 ], + [ "sky130_fd_io__inv_1", "VPB", 15 ] + ] + ], + [ + "PAD", + [ + [ "sky130_fd_io__res75only_small", "PAD", 8 ], + [ "sky130_fd_io__res75only_small", "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vddio_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 8 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vddio_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 8 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/fbk_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/net254", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/net64", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/net64", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 3 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "pgb_pad_vddioq_h_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "pga_pad_vddioq_h_n", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/ngb_pad_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/nga_pad_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/pd_csd_vswitch_h_n", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/amux_en_vdda_h", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "net97", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ], + [ + "net101", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_io__res75only_small", "ROUT", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__nfet_g5v0d10v5:0", + [ + [ "1", 9 ], + [ "2", 4 ], + [ "4", 9 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__nfet_g5v0d10v5:2", + [ + [ "1", 9 ], + [ "2", 4 ], + [ "4", 9 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__nfet_g5v0d10v5:0", + [ + [ "1", 9 ], + [ "2", 4 ], + [ "4", 9 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__nfet_g5v0d10v5:2", + [ + [ "1", 9 ], + [ "2", 4 ], + [ "4", 9 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 6 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 6 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 6 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__nfet_g5v0d10v5:13", + [ + [ "1", 6 ], + [ "2", 4 ], + [ "4", 6 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__pfet_g5v0d10v5:3", + [ + [ "1", 9 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_0/sky130_fd_pr__pfet_g5v0d10v5:22", + [ + [ "1", 9 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__pfet_g5v0d10v5:3", + [ + [ "1", 9 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_io__amux_switch_1v2b_1/sky130_fd_pr__pfet_g5v0d10v5:22", + [ + [ "1", 9 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__nfet_g5v0d10v5:I78<1>", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__nfet_g5v0d10v5:I77<1>", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__nfet_g5v0d10v5:I78<1>", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__nfet_g5v0d10v5:I77<1>", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__nfet_g5v0d10v5:I78<0>", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__nfet_g5v0d10v5:I77<0>", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__nfet_g5v0d10v5:I78<0>", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__nfet_g5v0d10v5:I77<0>", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pucsd_inv:I38/sky130_fd_pr__nfet_g5v0d10v5:I75", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__nfet_g5v0d10v5:I519", + [ + [ "1", 123 ], + [ "2", 123 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I17", + [ + [ "1", 177 ], + [ "2", 10 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 3 ], + [ "2", 10 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I17", + [ + [ "1", 123 ], + [ "2", 5 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_pr__nfet_g5v0d10v5:I104", + [ + [ "1", 123 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 123 ], + [ "2", 6 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 123 ], + [ "2", 3 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 123 ], + [ "2", 6 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 123 ], + [ "2", 7 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I5", + [ + [ "1", 177 ], + [ "2", 1 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I13", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I12", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:mnrst_q0", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I24", + [ + [ "1", 5 ], + [ "2", 8 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I8", + [ + [ "1", 5 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I7", + [ + [ "1", 6 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I8", + [ + [ "1", 5 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__nfet_g5v0d10v5:I7", + [ + [ "1", 6 ], + [ "2", 10 ], + [ "4", 123 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__pfet_g5v0d10v5:I22", + [ + [ "1", 10 ], + [ "2", 8 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_a_q0/sky130_fd_pr__pfet_g5v0d10v5:I36", + [ + [ "1", 10 ], + [ "2", 8 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__pfet_g5v0d10v5:I22", + [ + [ "1", 10 ], + [ "2", 8 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_switch:mux_b_q0/sky130_fd_pr__pfet_g5v0d10v5:I36", + [ + [ "1", 10 ], + [ "2", 8 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pucsd_inv:I38/sky130_fd_pr__pfet_g5v0d10v5:I74", + [ + [ "1", 34 ], + [ "2", 6 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 34 ], + [ "2", 6 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pu_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I9", + [ + [ "1", 34 ], + [ "2", 3 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 38 ], + [ "2", 6 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 24 ], + [ "2", 6 ], + [ "4", 24 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 24 ], + [ "2", 5 ], + [ "4", 24 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vdda_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 24 ], + [ "2", 6 ], + [ "4", 24 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I14", + [ + [ "1", 34 ], + [ "2", 5 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 34 ], + [ "2", 6 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 34 ], + [ "2", 6 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_ls:pd_vddio_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I1", + [ + [ "1", 34 ], + [ "2", 5 ], + [ "4", 34 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amx_pdcsd_inv:pdcsd_inv_q0/sky130_fd_pr__pfet_g5v0d10v5:I517", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_drvr:amux_sw_drvr_q0/sky130_fd_io__gpiov2_amux_drvr_ls:pd_csd_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I9", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I11", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_lshv2hv:pd_vswitch_ls_q0/sky130_fd_pr__pfet_g5v0d10v5:I2", + [ + [ "1", 38 ], + [ "2", 5 ], + [ "4", 38 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor0", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNnor1", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi10", + [ + [ "1", 177 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi11", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__nfet_01v8:MNaoi20", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I15/sky130_fd_pr__nfet_01v8:I27", + [ + [ "1", 177 ], + [ "2", 3 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I16/sky130_fd_pr__nfet_01v8:I27", + [ + [ "1", 177 ], + [ "2", 5 ], + [ "4", 177 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor0", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPnor1", + [ + [ "1", 5 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi10", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi11", + [ + [ "1", 126 ], + [ "2", 6 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__xor2_1:I45/sky130_fd_pr__pfet_01v8_hvt:MPaoi20", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I15/sky130_fd_pr__pfet_01v8_hvt:I29", + [ + [ "1", 126 ], + [ "2", 3 ], + [ "4", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_ls:amux_ls_q0/sky130_fd_io__gpiov2_amux_ctl_inv_1:I16/sky130_fd_pr__pfet_01v8_hvt:I29", + [ + [ "1", 126 ], + [ "2", 5 ], + [ "4", 126 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nand2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__nand2_1:I111", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "B", 6 ], + [ "Y", 2 ], + [ "A", 6 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__nand2_1:I110", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "B", 2 ], + [ "Y", 2 ], + [ "A", 5 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__nor2_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "B", 1 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_10", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_11", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_12", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_13", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_14", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_0", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_1", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_2", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_3", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_4", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_5", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_6", + [ + [ "VPWR", 23 ], + [ "VGND", 11 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_7", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_8", + [ + [ "VPWR", 23 ], + [ "VGND", 4 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic_0//sky130_fd_io__gpiov2_amux_decoder_0//sky130_fd_io__inv_1_9", + [ + [ "VPWR", 23 ], + [ "VGND", 8 ], + [ "Y", 1 ], + [ "A", 1 ], + [ "VNB", 23 ], + [ "VPB", 23 ] + ] + ] + ], [ + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I58", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 5 ], + [ "A", 3 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I43", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 3 ], + [ "A", 1 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "sky130_fd_io__gpiov2_amux_ctl_logic:BBM_logic/sky130_fd_io__gpiov2_amux_decoder:amux_lv_decoder_q0/sky130_fd_io__inv_1:I44", + [ + [ "VPWR", 126 ], + [ "VGND", 177 ], + [ "Y", 6 ], + [ "A", 3 ], + [ "VNB", 177 ], + [ "VPB", 126 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_io__res75only_small_10", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_11", + [ + [ "PAD", 2 ], + [ "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_13", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_12", + [ + [ "PAD", 2 ], + [ "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_0", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_1", + [ + [ "PAD", 2 ], + [ "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_2", + [ + [ "PAD", 2 ], + [ "ROUT", 2 ] + ] + ], + [ + "sky130_fd_io__res75only_small_3", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_4", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_5", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_6", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ], + [ + "sky130_fd_io__res75only_small_8", + [ + [ "PAD", 2 ], + [ "ROUT", 1 ] + ] + ] + ], [ + [ + "sky130_fd_io__res75only_small:I55", + [ + [ "PAD", 10 ], + [ "ROUT", 10 ] + ] + ], + [ + "sky130_fd_io__res75only_small:I53", + [ + [ "PAD", 10 ], + [ "ROUT", 10 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ipath", + "sky130_fd_io__gpiov2_ipath" + ], + "devices": [ + [ + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 36], + ["sky130_fd_pr__nfet_g5v0d10v5", 37], + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 9], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2], + ["sky130_fd_io__res250only_small", 1 ] + ], [ + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 36 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 37 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 9 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2 ], + ["sky130_fd_io__res250only_small", 1 ] + ] + ], + "nets": [ + 66, + 64 + ], + "badnets": [ + [ + [ + [ + "MODE_VCCHIB_N", + [ + [ "sky130_fd_io__gpiov2_ipath_hvls", "MODE_VCCHIB_N", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "MODE_VCCHIB_N_uq1", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VDDIO_Q_uq0", + [ + [ "sky130_fd_io__gpiov2_ipath_hvls", "VDDIO_Q", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 13 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 16 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "NWELLRING", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "m1_204_67#", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "IN", 1 ] + ] + ], + [ + "VDDIO_Q", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 14 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 15 ] + ] + ] + ], [ + [ + "mode_vcchib_n", + [ + [ "sky130_fd_io__gpiov2_ipath_hvls", "MODE_VCCHIB_N", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VDDIO_Q", + [ + [ "sky130_fd_io__gpiov2_ipath_hvls", "VDDIO_Q", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 27 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 31 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "NWELLRING", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "IN", 1 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "net16", 2 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__gpiov2_ctl", + "sky130_fd_io__gpiov2_ctl" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 14], + ["sky130_fd_pr__pfet_g5v0d10v5", 46], + ["sky130_fd_pr__nfet_01v8_lvt", 14], + ["sky130_fd_pr__nfet_g5v0d10v5", 74], + ["sky130_fd_pr__pfet_01v8_hvt", 14], + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__res_generic_m1", 28], + ["sky130_fd_pr__res_generic_m2", 4 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 14 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 46 ], + ["sky130_fd_pr__nfet_01v8_lvt", 14 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 74 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ], + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__res_generic_m1", 28 ], + ["sky130_fd_pr__res_generic_m2", 4 ] + ] + ], + "nets": [ + 135, + 132 + ], + "badnets": [ + [ + [ + [ + "sky130_fd_io__gpiov2_ctl_lsbank_0/sky130_fd_io__com_ctl_ls_en_1_v2_0/a_1762_n1276#", + [ + [ "sky130_fd_pr__nfet_01v8", "1|3", 2 ] + ] + ], + [ + "a_11799_3638#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VCC_IO_uq0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 24 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 24 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 19 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 22 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 14 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 14 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 14 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 74 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 58 ], + [ "sky130_fd_pr__nfet_01v8", "4", 14 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 12 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "ENABLE_H", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 2 ] + ] + ] + ], [ + [ + "ENABLE_H", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 3 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 3 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 58 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 74 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 14 ], + [ "sky130_fd_pr__nfet_01v8", "4", 14 ], + [ "sky130_fd_pr__nfet_05v0_nvt", "4", 14 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "1|3", 14 ], + [ "sky130_fd_pr__nfet_01v8_lvt", "4", 14 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 4 ], + [ "sky130_fd_pr__res_generic_m2", "end_a|end_b", 1 ] + ] + ], + [ + "VCC_IO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 43 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 46 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__top_gpiov2", + "sky130_fd_io__top_gpiov2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 34], + ["sky130_fd_pr__pfet_g5v0d10v5", 300], + ["sky130_fd_pr__nfet_01v8_lvt", 34], + ["sky130_fd_pr__nfet_g5v0d10v5", 392], + ["sky130_fd_pr__pfet_01v8_hvt", 29], + ["sky130_fd_pr__nfet_01v8", 36], + ["sky130_fd_io__com_cclat", 1], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 73], + ["sky130_fd_pr__res_generic_po", 14], + ["sky130_fd_pr__res_generic_m2", 34], + ["sky130_fd_io__res250only_small", 2], + ["sky130_fd_io__res75only_small", 18], + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_m4", 1 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 34 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 300 ], + ["sky130_fd_pr__nfet_01v8_lvt", 34 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 392 ], + ["sky130_fd_pr__pfet_01v8_hvt", 29 ], + ["sky130_fd_pr__nfet_01v8", 36 ], + ["sky130_fd_io__com_cclat", 1 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 73 ], + ["sky130_fd_pr__res_generic_po", 14 ], + ["sky130_fd_pr__res_generic_m2", 34 ], + ["sky130_fd_io__res250only_small", 2 ], + ["sky130_fd_io__res75only_small", 18 ], + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_m4", 1 ] + ] + ], + "nets": [ + 599, + 597 + ], + "badnets": [ + [ + [ + [ + "VSSIO_uq2", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 12 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 12 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 97 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 130 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VDDIO_uq2", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 47 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 67 ], + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ] + ], [ + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 106 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 139 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 59 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 79 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "pins": [ + [ + "1", + "2", + "3" + ], [ + "1", + "2", + "3" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2_2", + "sky130_fd_sc_hd__nand2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "A", + "VNB", + "B", + "VPWR", + "VPB" + ], [ + "VGND", + "Y", + "A", + "VNB", + "B", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_2", + "sky130_fd_sc_hd__inv_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "Y", + "A" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor2_2", + "sky130_fd_sc_hd__nor2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "B", + "VGND", + "VNB", + "A", + "VPB", + "Y" + ], [ + "VPWR", + "B", + "VGND", + "VNB", + "A", + "VPB", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__conb_1", + "sky130_fd_sc_hd__conb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 2 ] + ], [ + ["sky130_fd_pr__res_generic_po", 2 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "LO", + "HI", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "LO", + "HI", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_6", + "sky130_fd_sc_hd__decap_6" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_8", + "sky130_fd_sc_hd__decap_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_3", + "sky130_fd_sc_hd__decap_3" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_4", + "sky130_fd_sc_hd__decap_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_ef_io__gpiov2_pad", + "sky130_ef_io__gpiov2_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 34], + ["sky130_fd_pr__pfet_g5v0d10v5", 300], + ["sky130_fd_pr__nfet_01v8_lvt", 34], + ["sky130_fd_pr__nfet_g5v0d10v5", 392], + ["sky130_fd_pr__pfet_01v8_hvt", 29], + ["sky130_fd_pr__nfet_01v8", 36], + ["sky130_fd_io__com_cclat", 1], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 73], + ["sky130_fd_pr__res_generic_po", 14], + ["sky130_fd_pr__res_generic_m2", 34], + ["sky130_fd_io__res250only_small", 2], + ["sky130_fd_io__res75only_small", 18], + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_m4", 1 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 34 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 300 ], + ["sky130_fd_pr__nfet_01v8_lvt", 34 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 392 ], + ["sky130_fd_pr__pfet_01v8_hvt", 29 ], + ["sky130_fd_pr__nfet_01v8", 36 ], + ["sky130_fd_io__com_cclat", 1 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 73 ], + ["sky130_fd_pr__res_generic_po", 14 ], + ["sky130_fd_pr__res_generic_m2", 34 ], + ["sky130_fd_io__res250only_small", 2 ], + ["sky130_fd_io__res75only_small", 18 ], + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_m4", 1 ] + ] + ], + "nets": [ + 599, + 597 + ], + "badnets": [ + [ + [ + [ + "VSSIO_uq4", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 12 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 12 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 97 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 130 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 47 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 67 ], + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VDDIO_uq6", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 106 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 139 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 59 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 79 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_fd_io__top_power_lvc_wpad", + "sky130_fd_io__top_power_lvc_wpad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "BDY2_B2B", + "SRC_BDY_LVC1", + "DRN_LVC1", + "DRN_LVC2", + "SRC_BDY_LVC2", + "P_PAD", + "P_CORE", + "VSSA", + "VSSIO_Q", + "VCCHIB", + "VDDA", + "OGC_LVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ], [ + "BDY2_B2B", + "SRC_BDY_LVC1", + "DRN_LVC1", + "DRN_LVC2", + "SRC_BDY_LVC2", + "P_PAD", + "P_CORE", + "VSSA", + "VSSIO_Q", + "VCCHIB", + "VDDA", + "OGC_LVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_16", + "sky130_fd_sc_hd__buf_16" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VPWR", + "VPB", + "VGND", + "VNB", + "A" + ], [ + "X", + "VPWR", + "VPB", + "VGND", + "VNB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_io__top_power_hvc_wpadv2", + "sky130_fd_io__top_power_hvc_wpadv2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 2], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 2 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "P_CORE", + "SRC_BDY_HVC", + "P_PAD", + "sky130_fd_io__hvc_clampv2_0/m3_103_12712#", + "sky130_fd_io__hvc_clampv2_0/m3_10082_12712#", + "DRN_HVC", + "OGC_HVC", + "VSSA", + "VSSIO_Q", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VCCHIB", + "VDDA", + "VCCD", + "VSWITCH", + "VDDIO", + "VSSD", + "AMUXBUS_A" + ], [ + "P_CORE", + "SRC_BDY_HVC", + "P_PAD", + "PADISOL", + "PADISOR", + "DRN_HVC", + "OGC_HVC", + "VSSA", + "VSSIO_Q", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VCCHIB", + "VDDA", + "VCCD", + "VSWITCH", + "VDDIO", + "VSSD", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_fd_io__top_ground_hvc_wpad", + "sky130_fd_io__top_ground_hvc_wpad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 2], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 2 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "G_PAD", + "PADISOR", + "PADISOL", + "G_CORE", + "DRN_HVC", + "SRC_BDY_HVC", + "VSSA", + "VCCHIB", + "VDDA", + "VSSIO_Q", + "OGC_HVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ], [ + "G_PAD", + "PADISOR", + "PADISOL", + "G_CORE", + "DRN_HVC", + "SRC_BDY_HVC", + "VSSA", + "VCCHIB", + "VDDA", + "VSSIO_Q", + "OGC_HVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ] + ] + }, + { + "name": [ + "sky130_fd_io__top_ground_lvc_wpad", + "sky130_fd_io__top_ground_lvc_wpad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "BDY2_B2B", + "SRC_BDY_LVC1", + "DRN_LVC1", + "DRN_LVC2", + "SRC_BDY_LVC2", + "G_PAD", + "G_CORE", + "VSSA", + "VSSIO_Q", + "VCCHIB", + "VDDA", + "OGC_LVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ], [ + "BDY2_B2B", + "SRC_BDY_LVC1", + "DRN_LVC1", + "DRN_LVC2", + "SRC_BDY_LVC2", + "G_PAD", + "G_CORE", + "VSSA", + "VSSIO_Q", + "VCCHIB", + "VDDA", + "OGC_LVC", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "VSSIO", + "VDDIO", + "VSSD", + "AMUXBUS_A", + "VCCD" + ] + ] + }, + { + "name": [ + "sky130_fd_io__xres4v2_in_buf", + "sky130_fd_io__xres4v2_in_buf" + ], + "devices": [ + [ + ["sky130_fd_io__inv_1", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 21], + ["sky130_fd_pr__nfet_g5v0d10v5", 13], + ["sky130_fd_pr__nfet_05v0_nvt", 4], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_io__inv_1", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 21 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 13 ], + ["sky130_fd_pr__nfet_05v0_nvt", 4 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 31, + 31 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNORMAL_B", + "PAD", + "ENABLE_HV", + "IN_H_N", + "VDDIO", + "IN_H", + "a_n445_2580#", + "ENABLE_VDDIO_LV", + "VNORMAL", + "w_4058_2188#", + "VGND", + "VCCHIB" + ], [ + "VNORMAL_B", + "PAD", + "ENABLE_HV", + "IN_H_N", + "VDDIO", + "IN_H", + "(no matching pin)", + "ENABLE_VDDIO_LV", + "VNORMAL", + "(no matching pin)", + "VGND", + "VCCHIB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__ebufn_4", + "sky130_fd_sc_hd__ebufn_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Z", + "A", + "VNB", + "VPB", + "VGND", + "TE_B", + "VPWR" + ], [ + "Z", + "A", + "VNB", + "VPB", + "VGND", + "TE_B", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__dlclkp_1", + "sky130_fd_sc_hd__dlclkp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 10], + ["sky130_fd_pr__nfet_01v8", 10 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 10 ], + ["sky130_fd_pr__nfet_01v8", 10 ] + ] + ], + "nets": [ + 17, + 17 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "CLK", + "VPB", + "VNB", + "VPWR", + "GCLK", + "GATE" + ], [ + "VGND", + "CLK", + "VPB", + "VNB", + "VPWR", + "GCLK", + "GATE" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__dlxtp_1", + "sky130_fd_sc_hd__dlxtp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 9], + ["sky130_fd_pr__pfet_01v8_hvt", 9 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 9 ], + ["sky130_fd_pr__pfet_01v8_hvt", 9 ] + ] + ], + "nets": [ + 16, + 16 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "D", + "Q", + "GATE" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "D", + "Q", + "GATE" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__inv_1", + "sky130_fd_sc_hd__inv_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 1], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 1 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "A", + "Y" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "A", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__mux4_1", + "sky130_fd_sc_hd__mux4_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 13], + ["sky130_fd_pr__nfet_01v8", 13 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 13 ], + ["sky130_fd_pr__nfet_01v8", 13 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "S1", + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "A1", + "A3", + "A0", + "A2", + "S0" + ], [ + "S1", + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "A1", + "A3", + "A0", + "A2", + "S0" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__nor4b_2", + "sky130_fd_sc_hd__nor4b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "Y", + "VGND", + "VNB", + "D_N", + "VPWR", + "A", + "C", + "B" + ], [ + "VPB", + "Y", + "VGND", + "VNB", + "D_N", + "VPWR", + "A", + "C", + "B" + ] + ] + }, + { + "pins": [ + [ + "1", + "2" + ], [ + "1", + "2" + ] + ] + }, + { + "pins": [ + [ + "1", + "2" + ], [ + "1", + "2" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3" + ], [ + "1", + "2", + "3" + ] + ] + }, + { + "pins": [ + [ + "1", + "2", + "3" + ], [ + "1", + "2", + "3" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__decap_12", + "sky130_fd_sc_hd__decap_12" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__conb_1", + "sky130_fd_sc_hvl__conb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_po", 2 ] + ], [ + ["sky130_fd_pr__res_generic_po", 2 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "HI", + "VPWR", + "VGND", + "LO", + "VNB", + "VPB" + ], [ + "HI", + "VPWR", + "VGND", + "LO", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__lsbufhv2lv_1", + "sky130_fd_sc_hvl__lsbufhv2lv_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 13, + 11 + ], + "badnets": [ + [ + [ + [ + "a_30_1337#", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VNB", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 4 ], + [ "sky130_fd_pr__nfet_01v8", "4", 1 ] + ] + ], + [ + "VGND_uq0", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ] + ] + ], + [ + "a_30_207#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "a_389_1337#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ] + ], [ + [ + "a_30_1337#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 4 ], + [ "sky130_fd_pr__nfet_01v8", "1|3", 1 ] + ] + ], + [ + "VNB", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 4 ], + [ "sky130_fd_pr__nfet_01v8", "4", 1 ] + ] + ], + [ + "a_30_207#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "a_389_1337#", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "2", 1 ], + [ "sky130_fd_pr__pfet_01v8_hvt", "1|3", 1 ] + ] + ] + ] + ], + [ + [ + [ + "VPWR_uq0", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ], + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 1 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "VGND", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 2 ] + ] + ], + [ + "VPB", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "A", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ] + ], [ + [ + "A", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "VPB", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 2 ] + ] + ], + [ + "VPWR", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 2 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_fd_pr__nfet_g5v0d10v5:1", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 5 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:6", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 5 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:4", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 5 ] + ] + ] + ], [ + [ + "sky130_fd_pr__nfet_g5v0d10v5:11", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 5 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:3", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 5 ] + ] + ], + [ + "sky130_fd_pr__nfet_g5v0d10v5:0", + [ + [ "1", 5 ], + [ "2", 5 ], + [ "4", 5 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_pr__pfet_g5v0d10v5:14", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:0", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ] + ], [ + [ + "sky130_fd_pr__pfet_g5v0d10v5:10", + [ + [ "1", 5 ], + [ "2", 2 ], + [ "4", 2 ] + ] + ], + [ + "sky130_fd_pr__pfet_g5v0d10v5:1", + [ + [ "1", 3 ], + [ "2", 5 ], + [ "4", 2 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_2", + "sky130_fd_sc_hd__clkbuf_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPWR", + "VPB", + "VGND", + "VNB", + "X" + ], [ + "A", + "VPWR", + "VPB", + "VGND", + "VNB", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_4", + "sky130_fd_sc_hd__clkbuf_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "X", + "VPB", + "A", + "VGND", + "VNB" + ], [ + "VPWR", + "X", + "VPB", + "A", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3b_2", + "sky130_fd_sc_hd__nor3b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VNB", + "VPB", + "VPWR", + "A", + "B", + "C_N" + ], [ + "Y", + "VGND", + "VNB", + "VPB", + "VPWR", + "A", + "B", + "C_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3b_2", + "sky130_fd_sc_hd__and3b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "C", + "X", + "B", + "A_N" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "C", + "X", + "B", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3_2", + "sky130_fd_sc_hd__and3_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "A", + "C", + "B", + "VNB", + "VPWR", + "VPB" + ], [ + "X", + "VGND", + "A", + "C", + "B", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_16", + "sky130_fd_sc_hd__clkbuf_16" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "X", + "VPB", + "VGND", + "VNB", + "A" + ], [ + "VPWR", + "X", + "VPB", + "VGND", + "VNB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfxtp_1", + "sky130_fd_sc_hd__dfxtp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 12], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 12 ], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ] + ] + ], + "nets": [ + 18, + 18 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VGND", + "VPWR", + "D", + "Q", + "CLK" + ], [ + "VPB", + "VNB", + "VGND", + "VPWR", + "D", + "Q", + "CLK" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4bb_2", + "sky130_fd_sc_hd__and4bb_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "D", + "C", + "B_N", + "A_N", + "VNB", + "VPWR", + "VPB" + ], [ + "VGND", + "X", + "D", + "C", + "B_N", + "A_N", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4b_2", + "sky130_fd_sc_hd__and4b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "D", + "A_N", + "C", + "B", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "D", + "A_N", + "C", + "B", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4_2", + "sky130_fd_sc_hd__and4_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "VGND", + "X", + "A", + "C", + "B", + "D" + ], [ + "VPWR", + "VPB", + "VNB", + "VGND", + "X", + "A", + "C", + "B", + "D" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2_1", + "sky130_fd_sc_hd__and2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "A", + "B", + "VNB", + "VPWR", + "VPB" + ], [ + "VGND", + "X", + "A", + "B", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__diode_2", + "sky130_fd_sc_hd__diode_2" + ], + "devices": [ + [ + ["sky130_fd_pr__diode_pw2nd_05v5", 1 ] + ], [ + ["sky130_fd_pr__diode_pw2nd_05v5", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "DIODE", + "VGND", + "VPWR", + "VPB" + ], [ + "VNB", + "DIODE", + "VGND", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_ef_sc_hd__decap_12", + "sky130_ef_sc_hd__decap_12" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2b_2", + "sky130_fd_sc_hd__and2b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "B", + "A_N", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "B", + "A_N", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2_2", + "sky130_fd_sc_hd__and2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "X", + "A", + "B", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "X", + "A", + "B", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__mux2_1", + "sky130_fd_sc_hd__mux2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A0", + "A1", + "X", + "VPWR", + "S", + "VGND" + ], [ + "VPB", + "VNB", + "A0", + "A1", + "X", + "VPWR", + "S", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2b_2", + "sky130_fd_sc_hd__nand2b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B", + "VGND", + "A_N", + "VNB", + "VPWR", + "Y", + "VPB" + ], [ + "B", + "VGND", + "A_N", + "VNB", + "VPWR", + "Y", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfrtp_4", + "sky130_fd_sc_hd__dfrtp_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "RESET_B", + "VPB", + "VNB", + "VGND", + "D", + "Q", + "CLK" + ], [ + "VPWR", + "RESET_B", + "VPB", + "VNB", + "VGND", + "D", + "Q", + "CLK" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfbbn_2", + "sky130_fd_sc_hd__dfbbn_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 20], + ["sky130_fd_pr__pfet_01v8_hvt", 20 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 20 ], + ["sky130_fd_pr__pfet_01v8_hvt", 20 ] + ] + ], + "nets": [ + 29, + 29 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "RESET_B", + "Q_N", + "Q", + "D", + "CLK_N", + "VPB", + "VNB", + "VGND", + "SET_B" + ], [ + "VPWR", + "RESET_B", + "Q_N", + "Q", + "D", + "CLK_N", + "VPB", + "VNB", + "VGND", + "SET_B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__mux2_4", + "sky130_fd_sc_hd__mux2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "S", + "VNB", + "VPB", + "X", + "A0", + "A1" + ], [ + "VGND", + "VPWR", + "S", + "VNB", + "VPB", + "X", + "A0", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2_0", + "sky130_fd_sc_hd__and2_0" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B", + "VGND", + "A", + "X", + "VPWR", + "VPB", + "VNB" + ], [ + "B", + "VGND", + "A", + "X", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dlygate4sd3_1", + "sky130_fd_sc_hd__dlygate4sd3_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "X", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "A", + "X", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_2", + "sky130_fd_sc_hd__buf_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "VNB", + "A", + "VPWR", + "VPB" + ], [ + "X", + "VGND", + "VNB", + "A", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__or2_0", + "sky130_fd_sc_hd__or2_0" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A", + "VPWR", + "B", + "VGND", + "VNB", + "VPB" + ], [ + "X", + "A", + "VPWR", + "B", + "VGND", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__macro_sparecell", + "sky130_fd_sc_hd__macro_sparecell" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__nand2_2", 2], + ["sky130_fd_sc_hd__inv_2", 2], + ["sky130_fd_sc_hd__nor2_2", 2], + ["sky130_fd_sc_hd__conb_1", 1 ] + ], [ + ["sky130_fd_sc_hd__nand2_2", 2 ], + ["sky130_fd_sc_hd__inv_2", 2 ], + ["sky130_fd_sc_hd__nor2_2", 2 ], + ["sky130_fd_sc_hd__conb_1", 1 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "VPWR", + "LO" + ], [ + "VGND", + "VNB", + "VPB", + "VPWR", + "LO" + ] + ] + }, + { + "name": [ + "gpio_logic_high", + "gpio_logic_high" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__conb_1", 1 ] + ], [ + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__conb_1", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "gpio_logic1", + "vssd1", + "vccd1" + ], [ + "gpio_logic1", + "vssd1", + "vccd1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ai_4", + "sky130_fd_sc_hd__o21ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A2", + "VGND", + "A1", + "B1", + "VPWR" + ], [ + "Y", + "VPB", + "VNB", + "A2", + "VGND", + "A1", + "B1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ai_2", + "sky130_fd_sc_hd__o21ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A2", + "VGND", + "VPWR", + "B1", + "A1" + ], [ + "Y", + "VPB", + "VNB", + "A2", + "VGND", + "VPWR", + "B1", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfrtp_2", + "sky130_fd_sc_hd__dfrtp_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "RESET_B", + "VPWR", + "VPB", + "VNB", + "VGND", + "Q", + "D", + "CLK" + ], [ + "RESET_B", + "VPWR", + "VPB", + "VNB", + "VGND", + "Q", + "D", + "CLK" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a211o_2", + "sky130_fd_sc_hd__a211o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "B1", + "C1", + "X", + "A2" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "B1", + "C1", + "X", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__xnor2_2", + "sky130_fd_sc_hd__xnor2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPWR", + "B", + "A", + "VPB", + "VNB" + ], [ + "VGND", + "Y", + "VPWR", + "B", + "A", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkinv_1", + "sky130_fd_sc_hd__clkinv_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21a_2", + "sky130_fd_sc_hd__o21a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A2", + "X", + "A1", + "B1", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "A2", + "X", + "A1", + "B1", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__einvp_2", + "sky130_fd_sc_hd__einvp_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "TE", + "VNB", + "VPWR", + "VGND", + "A", + "Z" + ], [ + "VPB", + "TE", + "VNB", + "VPWR", + "VGND", + "A", + "Z" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__einvn_8", + "sky130_fd_sc_hd__einvn_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "TE_B", + "VGND", + "Z", + "A", + "VPWR" + ], [ + "VNB", + "VPB", + "TE_B", + "VGND", + "Z", + "A", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__mux2_2", + "sky130_fd_sc_hd__mux2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A1", + "A0", + "X", + "VGND", + "VPWR", + "S" + ], [ + "VNB", + "VPB", + "A1", + "A0", + "X", + "VGND", + "VPWR", + "S" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2111a_2", + "sky130_fd_sc_hd__o2111a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "C1", + "X", + "B1", + "A2", + "A1", + "D1", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "C1", + "X", + "B1", + "A2", + "A1", + "D1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21o_2", + "sky130_fd_sc_hd__a21o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A1", + "X", + "B1", + "A2", + "VPWR", + "VGND" + ], [ + "VNB", + "VPB", + "A1", + "X", + "B1", + "A2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__einvn_4", + "sky130_fd_sc_hd__einvn_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "TE_B", + "Z", + "A", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "TE_B", + "Z", + "A", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31a_2", + "sky130_fd_sc_hd__o31a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "A3", + "X", + "B1", + "A1", + "A2", + "VPB", + "VNB" + ], [ + "VPWR", + "VGND", + "A3", + "X", + "B1", + "A1", + "A2", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o211a_2", + "sky130_fd_sc_hd__o211a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "VPWR", + "B1", + "C1", + "X", + "A2", + "A1" + ], [ + "VGND", + "VPB", + "VNB", + "VPWR", + "B1", + "C1", + "X", + "A2", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o22a_2", + "sky130_fd_sc_hd__o22a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "B2", + "B1", + "A2", + "A1" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "B2", + "B1", + "A2", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3b_2", + "sky130_fd_sc_hd__nand3b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "Y", + "VPB", + "VNB", + "C", + "B", + "VGND", + "A_N" + ], [ + "VPWR", + "Y", + "VPB", + "VNB", + "C", + "B", + "VGND", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_1", + "sky130_fd_sc_hd__clkbuf_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "A", + "VNB", + "X", + "VPWR", + "VPB" + ], [ + "VGND", + "A", + "VNB", + "X", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4b_2", + "sky130_fd_sc_hd__nand4b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "C", + "D", + "B", + "A_N", + "VGND", + "VPWR", + "Y", + "VPB", + "VNB" + ], [ + "C", + "D", + "B", + "A_N", + "VGND", + "VPWR", + "Y", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3_2", + "sky130_fd_sc_hd__nand3_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPWR", + "VPB", + "C", + "B", + "A", + "VGND" + ], [ + "Y", + "VNB", + "VPWR", + "VPB", + "C", + "B", + "A", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a22o_2", + "sky130_fd_sc_hd__a22o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "X", + "A2", + "B1", + "A1", + "B2", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "X", + "A2", + "B1", + "A1", + "B2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__xor2_2", + "sky130_fd_sc_hd__xor2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VPWR", + "X", + "A", + "B", + "VGND" + ], [ + "VPB", + "VNB", + "VPWR", + "X", + "A", + "B", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21boi_2", + "sky130_fd_sc_hd__a21boi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B1_N", + "VPWR", + "A1", + "A2", + "VNB", + "Y", + "VGND", + "VPB" + ], [ + "B1_N", + "VPWR", + "A1", + "A2", + "VNB", + "Y", + "VGND", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a32o_2", + "sky130_fd_sc_hd__a32o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A2", + "B2", + "A1", + "B1", + "A3", + "X", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A2", + "B2", + "A1", + "B1", + "A3", + "X", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2bb2a_2", + "sky130_fd_sc_hd__o2bb2a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "VGND", + "A1_N", + "A2_N", + "X", + "B2", + "B1" + ], [ + "VPWR", + "VPB", + "VNB", + "VGND", + "A1_N", + "A2_N", + "X", + "B2", + "B1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__einvp_1", + "sky130_fd_sc_hd__einvp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "TE", + "VNB", + "A", + "Z", + "VGND", + "VPWR" + ], [ + "VPB", + "TE", + "VNB", + "A", + "Z", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21oi_2", + "sky130_fd_sc_hd__a21oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPWR", + "B1", + "VGND", + "A2", + "A1", + "VPB" + ], [ + "Y", + "VNB", + "VPWR", + "B1", + "VGND", + "A2", + "A1", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o221a_2", + "sky130_fd_sc_hd__o221a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "C1", + "A2", + "B2", + "B1", + "A1", + "VNB", + "VPB", + "VPWR" + ], [ + "VGND", + "X", + "C1", + "A2", + "B2", + "B1", + "A1", + "VNB", + "VPB", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ba_2", + "sky130_fd_sc_hd__o21ba_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "X", + "A2", + "A1", + "B1_N", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "X", + "A2", + "A1", + "B1_N", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o32a_2", + "sky130_fd_sc_hd__o32a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A3", + "B2", + "B1", + "A1", + "X", + "A2" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A3", + "B2", + "B1", + "A1", + "X", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a31o_2", + "sky130_fd_sc_hd__a31o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A2", + "A1", + "B1", + "A3", + "X", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A2", + "A1", + "B1", + "A3", + "X", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkinv_2", + "sky130_fd_sc_hd__clkinv_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 1], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 1 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkinv_8", + "sky130_fd_sc_hd__clkinv_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 1], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 1 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "Y", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__or2_2", + "sky130_fd_sc_hd__or2_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "VNB", + "B", + "X", + "VPWR", + "A" + ], [ + "VPB", + "VGND", + "VNB", + "B", + "X", + "VPWR", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4_2", + "sky130_fd_sc_hd__nand4_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "B", + "C", + "A", + "D", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "Y", + "B", + "C", + "A", + "D", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_ef_io__gpiov2_pad_wrapped", + "sky130_ef_io__gpiov2_pad_wrapped" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 34], + ["sky130_fd_pr__pfet_g5v0d10v5", 300], + ["sky130_fd_pr__nfet_01v8_lvt", 34], + ["sky130_fd_pr__nfet_g5v0d10v5", 392], + ["sky130_fd_pr__pfet_01v8_hvt", 29], + ["sky130_fd_pr__nfet_01v8", 36], + ["sky130_fd_io__com_cclat", 1], + ["sky130_fd_io__gpiov2_octl_mux", 1], + ["sky130_fd_pr__res_generic_m1", 73], + ["sky130_fd_pr__res_generic_po", 14], + ["sky130_fd_pr__res_generic_m2", 34], + ["sky130_fd_io__res250only_small", 2], + ["sky130_fd_io__res75only_small", 18], + ["sky130_fd_io__inv_1", 15], + ["sky130_fd_io__nor2_1", 4], + ["sky130_fd_io__nand2_1", 4], + ["sky130_fd_io__gpiov2_ipath_hvls", 1], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1], + ["sky130_fd_pr__pfet_01v8", 9], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_m4", 1 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 34 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 300 ], + ["sky130_fd_pr__nfet_01v8_lvt", 34 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 392 ], + ["sky130_fd_pr__pfet_01v8_hvt", 29 ], + ["sky130_fd_pr__nfet_01v8", 36 ], + ["sky130_fd_io__com_cclat", 1 ], + ["sky130_fd_io__gpiov2_octl_mux", 1 ], + ["sky130_fd_pr__res_generic_m1", 73 ], + ["sky130_fd_pr__res_generic_po", 14 ], + ["sky130_fd_pr__res_generic_m2", 34 ], + ["sky130_fd_io__res250only_small", 2 ], + ["sky130_fd_io__res75only_small", 18 ], + ["sky130_fd_io__inv_1", 15 ], + ["sky130_fd_io__nor2_1", 4 ], + ["sky130_fd_io__nand2_1", 4 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 1 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 1 ], + ["sky130_fd_pr__pfet_01v8", 9 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 2 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_m4", 1 ] + ] + ], + "nets": [ + 599, + 597 + ], + "badnets": [ + [ + [ + [ + "gpio/VDDIO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 97 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 130 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_io__gpiov2_octl_mux", "w_1191_2415#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 47 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 67 ], + [ "sky130_fd_io__gpiov2_octl_mux", "a_1266_1185#", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "gpio/VSSIO_uq4", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 12 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 12 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 106 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 139 ], + [ "sky130_fd_io__com_cclat", "VCC_IO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "2", 2 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VCCIO", 1 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 59 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 79 ], + [ "sky130_fd_pr__res_generic_m1", "end_a|end_b", 3 ], + [ "sky130_fd_io__gpiov2_octl_mux", "VSSIO", 1 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "2", 1 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "sky130_ef_io__vccd_lvc_clamped_pad", + "sky130_ef_io__vccd_lvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VSSD", + "VCCD", + "VSSIO_uq4", + "VCCD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VSSD", + "VCCD", + "VSSIO", + "VCCD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "constant_block", + "constant_block" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__buf_16", 2], + ["sky130_fd_sc_hd__conb_1", 1 ] + ], [ + ["sky130_fd_sc_hd__buf_16", 2 ], + ["sky130_fd_sc_hd__conb_1", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vssd", + "vccd", + "one", + "zero" + ], [ + "vssd", + "vccd", + "one", + "zero" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vddio_hvc_clamped_pad", + "sky130_ef_io__vddio_hvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VDDIO", + "VSSIO", + "VDDIO_Q", + "VDDIO_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VSWITCH", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VDDIO", + "VSSIO", + "VDDIO_Q", + "VDDIO_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VSWITCH", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vssio_hvc_clamped_pad", + "sky130_ef_io__vssio_hvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VSSIO", + "VDDIO", + "VSSIO_PAD", + "VSSIO_Q", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VCCD", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VSSIO", + "VDDIO", + "VSSIO_PAD", + "VSSIO_Q", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VCCD", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vdda_hvc_clamped_pad", + "sky130_ef_io__vdda_hvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VDDA", + "VDDA_PAD", + "VSSA", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VDDA", + "VDDA_PAD", + "VSSA", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vssd_lvc_clamped3_pad", + "sky130_ef_io__vssd_lvc_clamped3_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VCCD1", + "VSSIO", + "VSSD1", + "VSSD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VCCD1", + "VSSIO", + "VSSD1", + "VSSD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vssd_lvc_clamped_pad", + "sky130_ef_io__vssd_lvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VSSIO_uq4", + "VCCD", + "VSSD", + "VSSD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VSSIO", + "VCCD", + "VSSD", + "VSSD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSIO_Q", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vccd_lvc_clamped3_pad", + "sky130_ef_io__vccd_lvc_clamped3_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8", 2], + ["sky130_fd_pr__res_generic_po", 2], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ], [ + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8", 2 ], + ["sky130_fd_pr__res_generic_po", 2 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VSSD1", + "VCCD1", + "VSSIO", + "VCCD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VSSD1", + "VCCD1", + "VSSIO", + "VCCD_PAD", + "VSSA", + "VDDA", + "VCCHIB", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_ef_io__vssa_hvc_clamped_pad", + "sky130_ef_io__vssa_hvc_clamped_pad" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__res_generic_m5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__res_generic_m3", 1], + ["sky130_fd_pr__res_generic_po", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__res_generic_m5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__res_generic_m3", 1 ], + ["sky130_fd_pr__res_generic_po", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VDDA", + "VSSA", + "VSSA_PAD", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ], [ + "VDDA", + "VSSA", + "VSSA_PAD", + "VCCHIB", + "VSSIO", + "VSSD", + "VSSIO_Q", + "VCCD", + "VDDIO", + "VSWITCH", + "VDDIO_Q", + "AMUXBUS_B", + "AMUXBUS_A" + ] + ] + }, + { + "name": [ + "sky130_fd_io__top_xres4v2", + "sky130_fd_io__top_xres4v2" + ], + "devices": [ + [ + ["sky130_fd_pr__res_generic_m1", 63], + ["sky130_fd_pr__res_generic_po", 19], + ["sky130_fd_io__inv_1", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 51], + ["sky130_fd_pr__nfet_g5v0d10v5", 46], + ["sky130_fd_pr__nfet_05v0_nvt", 4], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 4], + ["sky130_fd_io__res250only_small", 3], + ["sky130_fd_pr__res_generic_m2", 28], + ["sky130_fd_pr__res_generic_nd", 68 ] + ], [ + ["sky130_fd_pr__res_generic_m1", 63 ], + ["sky130_fd_pr__res_generic_po", 19 ], + ["sky130_fd_io__inv_1", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 51 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 46 ], + ["sky130_fd_pr__nfet_05v0_nvt", 4 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 4 ], + ["sky130_fd_io__res250only_small", 3 ], + ["sky130_fd_pr__res_generic_m2", 28 ], + ["sky130_fd_pr__res_generic_nd", 68 ] + ] + ], + "nets": [ + 199, + 197 + ], + "badnets": [ + [ + [ + [ + "VDDIO_uq6", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "NWELLRING", 4 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "IN", 2 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "m1_204_67#", 4 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "TIE_HI_ESD", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "TIE_LO_ESD", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO_uq6", + [ + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 9 ], + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ] + ], [ + [ + "TIE_LO_ESD", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "TIE_HI_ESD", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 1 ] + ] + ], + [ + "VSSIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 2 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__nfet_g5v0d10v5", "4", 9 ] + ] + ], + [ + "VDDIO", + [ + [ "sky130_fd_pr__res_generic_po", "end_a|end_b", 3 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "NWELLRING", 4 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "net16", 4 ], + [ "sky130_fd_io__signal_5_sym_hv_local_5term", "IN", 2 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "1|3", 9 ], + [ "sky130_fd_pr__pfet_g5v0d10v5", "4", 9 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ] + ], + "badelements": [ + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a211oi_2", + "sky130_fd_sc_hd__a211oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "Y", + "VNB", + "B1", + "C1", + "VPWR", + "A2", + "A1", + "VGND" + ], [ + "VPB", + "Y", + "VNB", + "B1", + "C1", + "VPWR", + "A2", + "A1", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__dfxtp_2", + "sky130_fd_sc_hd__dfxtp_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 12], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 12 ], + ["sky130_fd_pr__pfet_01v8_hvt", 12 ] + ] + ], + "nets": [ + 18, + 18 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VGND", + "VPWR", + "D", + "Q", + "CLK" + ], [ + "VPB", + "VNB", + "VGND", + "VPWR", + "D", + "Q", + "CLK" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or4b_4", + "sky130_fd_sc_hd__or4b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "VNB", + "VPWR", + "X", + "B", + "C", + "A", + "D_N" + ], [ + "VPB", + "VGND", + "VNB", + "VPWR", + "X", + "B", + "C", + "A", + "D_N" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a211oi_4", + "sky130_fd_sc_hd__a211oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 8 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 8 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "C1", + "VNB", + "B1", + "A1", + "VPWR", + "A2", + "Y" + ], [ + "VPB", + "VGND", + "C1", + "VNB", + "B1", + "A1", + "VPWR", + "A2", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__dfxtp_4", + "sky130_fd_sc_hd__dfxtp_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 12], + ["sky130_fd_pr__nfet_01v8", 12 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 12 ], + ["sky130_fd_pr__nfet_01v8", 12 ] + ] + ], + "nets": [ + 18, + 18 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VGND", + "VPWR", + "Q", + "D", + "CLK" + ], [ + "VPB", + "VNB", + "VGND", + "VPWR", + "Q", + "D", + "CLK" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or3b_1", + "sky130_fd_sc_hd__or3b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "B", + "A", + "C_N" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "B", + "A", + "C_N" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a311oi_4", + "sky130_fd_sc_hd__a311oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "A2", + "B1", + "C1", + "A3" + ], [ + "Y", + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "A2", + "B1", + "C1", + "A3" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or4b_1", + "sky130_fd_sc_hd__or4b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "VPWR", + "A", + "B", + "C", + "X", + "D_N" + ], [ + "VGND", + "VNB", + "VPB", + "VPWR", + "A", + "B", + "C", + "X", + "D_N" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a211oi_1", + "sky130_fd_sc_hd__a211oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "Y", + "VPB", + "A2", + "C1", + "VPWR", + "A1", + "B1", + "VGND" + ], [ + "VNB", + "Y", + "VPB", + "A2", + "C1", + "VPWR", + "A1", + "B1", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__clkinv_16", + "sky130_fd_sc_hd__clkinv_16" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 1], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 1 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VPWR", + "VPB", + "VGND", + "VNB" + ], [ + "Y", + "A", + "VPWR", + "VPB", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or4b_2", + "sky130_fd_sc_hd__or4b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "D_N", + "B", + "C", + "A" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "D_N", + "B", + "C", + "A" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or4bb_1", + "sky130_fd_sc_hd__or4bb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 7], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "B", + "A", + "X", + "D_N", + "C_N", + "VGND", + "VNB", + "VPB" + ], [ + "VPWR", + "B", + "A", + "X", + "D_N", + "C_N", + "VGND", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a221oi_4", + "sky130_fd_sc_hd__a221oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "B1", + "C1", + "A1", + "A2", + "VPWR", + "B2", + "Y" + ], [ + "VGND", + "VPB", + "VNB", + "B1", + "C1", + "A1", + "A2", + "VPWR", + "B2", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or2_1", + "sky130_fd_sc_hd__or2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPWR", + "X", + "B", + "VPB", + "VGND", + "VNB" + ], [ + "A", + "VPWR", + "X", + "B", + "VPB", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o211ai_1", + "sky130_fd_sc_hd__o211ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "VPWR", + "A2", + "A1", + "VGND", + "C1", + "B1" + ], [ + "Y", + "VPB", + "VNB", + "VPWR", + "A2", + "A1", + "VGND", + "C1", + "B1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a311oi_1", + "sky130_fd_sc_hd__a311oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "A2", + "A3", + "B1", + "C1", + "Y" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "A2", + "A3", + "B1", + "C1", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or4bb_4", + "sky130_fd_sc_hd__or4bb_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "B", + "A", + "D_N", + "C_N", + "VGND", + "VNB", + "VPB", + "VPWR" + ], [ + "X", + "B", + "A", + "D_N", + "C_N", + "VGND", + "VNB", + "VPB", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a2bb2o_4", + "sky130_fd_sc_hd__a2bb2o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "A2_N", + "X", + "A1_N", + "B2", + "B1", + "VNB", + "VPB", + "VGND" + ], [ + "VPWR", + "A2_N", + "X", + "A1_N", + "B2", + "B1", + "VNB", + "VPB", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__mux4_2", + "sky130_fd_sc_hd__mux4_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 13], + ["sky130_fd_pr__nfet_01v8", 13 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 13 ], + ["sky130_fd_pr__nfet_01v8", 13 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A1", + "A3", + "A0", + "A2", + "S0", + "VPB", + "VNB", + "VPWR", + "VGND", + "S1" + ], [ + "X", + "A1", + "A3", + "A0", + "A2", + "S0", + "VPB", + "VNB", + "VPWR", + "VGND", + "S1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__nand4_4", + "sky130_fd_sc_hd__nand4_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPWR", + "VPB", + "VNB", + "A", + "B", + "C", + "D" + ], [ + "VGND", + "Y", + "VPWR", + "VPB", + "VNB", + "A", + "B", + "C", + "D" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a31o_4", + "sky130_fd_sc_hd__a31o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 8 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 8 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "A2", + "A1", + "A3", + "VPB", + "B1", + "X", + "VGND", + "VPWR" + ], [ + "VNB", + "A2", + "A1", + "A3", + "VPB", + "B1", + "X", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__and4_4", + "sky130_fd_sc_hd__and4_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "C", + "D", + "B", + "A", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "C", + "D", + "B", + "A", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a22oi_4", + "sky130_fd_sc_hd__a22oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "Y", + "VNB", + "VPWR", + "A2", + "A1", + "B1", + "VGND", + "B2" + ], [ + "VPB", + "Y", + "VNB", + "VPWR", + "A2", + "A1", + "B1", + "VGND", + "B2" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o22ai_4", + "sky130_fd_sc_hd__o22ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B2", + "A2", + "VGND", + "B1", + "A1", + "VPWR", + "Y", + "VPB", + "VNB" + ], [ + "B2", + "A2", + "VGND", + "B1", + "A1", + "VPWR", + "Y", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a32oi_2", + "sky130_fd_sc_hd__a32oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "VPB", + "B1", + "A1", + "A3", + "A2", + "VGND", + "B2", + "Y" + ], [ + "VPWR", + "VNB", + "VPB", + "B1", + "A1", + "A3", + "A2", + "VGND", + "B2", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o2bb2ai_4", + "sky130_fd_sc_hd__o2bb2ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPB", + "VNB", + "VPWR", + "A1_N", + "B2", + "B1", + "A2_N" + ], [ + "VGND", + "Y", + "VPB", + "VNB", + "VPWR", + "A1_N", + "B2", + "B1", + "A2_N" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or3b_2", + "sky130_fd_sc_hd__or3b_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "VPWR", + "B", + "X", + "C_N", + "A" + ], [ + "VGND", + "VNB", + "VPB", + "VPWR", + "B", + "X", + "C_N", + "A" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or3b_4", + "sky130_fd_sc_hd__or3b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "B", + "C_N", + "A" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "X", + "B", + "C_N", + "A" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or2_4", + "sky130_fd_sc_hd__or2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "VNB", + "B", + "X", + "VPWR", + "A" + ], [ + "VPB", + "VGND", + "VNB", + "B", + "X", + "VPWR", + "A" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a2bb2o_2", + "sky130_fd_sc_hd__a2bb2o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A1_N", + "X", + "B1", + "B2", + "A2_N", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "A1_N", + "X", + "B1", + "B2", + "A2_N", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a22o_4", + "sky130_fd_sc_hd__a22o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "X", + "B2", + "A2", + "B1" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A1", + "X", + "B2", + "A2", + "B1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o311a_2", + "sky130_fd_sc_hd__o311a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "A2", + "B1", + "A3", + "A1", + "C1" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "X", + "A2", + "B1", + "A3", + "A1", + "C1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o41ai_4", + "sky130_fd_sc_hd__o41ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A1", + "A3", + "A2", + "A4", + "VPWR", + "B1", + "VGND" + ], [ + "Y", + "VPB", + "VNB", + "A1", + "A3", + "A2", + "A4", + "VPWR", + "B1", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a31oi_2", + "sky130_fd_sc_hd__a31oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "Y", + "VPWR", + "VGND", + "A1", + "B1", + "A3", + "A2" + ], [ + "VNB", + "VPB", + "Y", + "VPWR", + "VGND", + "A1", + "B1", + "A3", + "A2" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o311ai_1", + "sky130_fd_sc_hd__o311ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "Y", + "B1", + "C1", + "A3", + "A2", + "A1", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "Y", + "B1", + "C1", + "A3", + "A2", + "A1", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__nor4b_1", + "sky130_fd_sc_hd__nor4b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "D_N", + "A", + "C", + "B", + "VPB", + "VGND", + "VNB", + "Y" + ], [ + "VPWR", + "D_N", + "A", + "C", + "B", + "VPB", + "VGND", + "VNB", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o22ai_1", + "sky130_fd_sc_hd__o22ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A2", + "A1", + "VPWR", + "B2", + "VGND", + "B1" + ], [ + "Y", + "VPB", + "VNB", + "A2", + "A1", + "VPWR", + "B2", + "VGND", + "B1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o21bai_4", + "sky130_fd_sc_hd__o21bai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A1", + "A2", + "B1_N", + "VNB", + "VPB", + "Y", + "VGND", + "VPWR" + ], [ + "A1", + "A2", + "B1_N", + "VNB", + "VPB", + "Y", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a22oi_1", + "sky130_fd_sc_hd__a22oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B1", + "A2", + "VPWR", + "A1", + "VGND", + "B2", + "Y", + "VNB", + "VPB" + ], [ + "B1", + "A2", + "VPWR", + "A1", + "VGND", + "B2", + "Y", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o2111ai_4", + "sky130_fd_sc_hd__o2111ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "Y", + "VPB", + "B1", + "C1", + "A1", + "VGND", + "A2", + "D1" + ], [ + "VPWR", + "VNB", + "Y", + "VPB", + "B1", + "C1", + "A1", + "VGND", + "A2", + "D1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a21bo_2", + "sky130_fd_sc_hd__a21bo_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "X", + "A1", + "B1_N", + "A2", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "X", + "A1", + "B1_N", + "A2", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a41o_4", + "sky130_fd_sc_hd__a41o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "VPWR", + "A3", + "A2", + "A1", + "B1", + "X", + "A4" + ], [ + "VGND", + "VPB", + "VNB", + "VPWR", + "A3", + "A2", + "A1", + "B1", + "X", + "A4" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o311ai_4", + "sky130_fd_sc_hd__o311ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "VPWR", + "VGND", + "A1", + "A3", + "A2", + "B1", + "C1" + ], [ + "Y", + "VPB", + "VNB", + "VPWR", + "VGND", + "A1", + "A3", + "A2", + "B1", + "C1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a22oi_2", + "sky130_fd_sc_hd__a22oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "A2", + "A1", + "VPWR", + "B1", + "B2", + "VNB", + "Y", + "VPB" + ], [ + "VGND", + "A2", + "A1", + "VPWR", + "B1", + "B2", + "VNB", + "Y", + "VPB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o221ai_4", + "sky130_fd_sc_hd__o221ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "B2", + "C1", + "B1", + "VGND", + "A2", + "A1", + "Y" + ], [ + "VPWR", + "VPB", + "VNB", + "B2", + "C1", + "B1", + "VGND", + "A2", + "A1", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o2bb2a_4", + "sky130_fd_sc_hd__o2bb2a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "A2_N", + "X", + "A1_N", + "B2", + "B1", + "VNB", + "VPB", + "VPWR" + ], [ + "VGND", + "A2_N", + "X", + "A1_N", + "B2", + "B1", + "VNB", + "VPB", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a32o_4", + "sky130_fd_sc_hd__a32o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "B2", + "A1", + "B1", + "A3", + "A2", + "X", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "B2", + "A1", + "B1", + "A3", + "A2", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a311o_2", + "sky130_fd_sc_hd__a311o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "A2", + "B1", + "A3", + "C1", + "X", + "A1", + "VPB", + "VNB" + ], [ + "VPWR", + "VGND", + "A2", + "B1", + "A3", + "C1", + "X", + "A1", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a311o_4", + "sky130_fd_sc_hd__a311o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A1", + "B1", + "A2", + "A3", + "C1", + "VNB", + "VPB", + "VGND", + "VPWR" + ], [ + "X", + "A1", + "B1", + "A2", + "A3", + "C1", + "VNB", + "VPB", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o41a_4", + "sky130_fd_sc_hd__o41a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "A2", + "A3", + "A4", + "B1", + "X", + "A1", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "A2", + "A3", + "A4", + "B1", + "X", + "A1", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o21bai_2", + "sky130_fd_sc_hd__o21bai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "Y", + "VPWR", + "VGND", + "B1_N", + "A1", + "A2" + ], [ + "VPB", + "VNB", + "Y", + "VPWR", + "VGND", + "B1_N", + "A1", + "A2" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o41a_2", + "sky130_fd_sc_hd__o41a_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "B1", + "A3", + "A2", + "A1", + "A4", + "X", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "B1", + "A3", + "A2", + "A1", + "A4", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__xor2_4", + "sky130_fd_sc_hd__xor2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "X", + "VPWR", + "A", + "VGND", + "B" + ], [ + "VPB", + "VNB", + "X", + "VPWR", + "A", + "VGND", + "B" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o211ai_2", + "sky130_fd_sc_hd__o211ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A2", + "C1", + "A1", + "B1", + "VGND", + "VPWR" + ], [ + "Y", + "VPB", + "VNB", + "A2", + "C1", + "A1", + "B1", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o22a_4", + "sky130_fd_sc_hd__o22a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A2", + "X", + "B1", + "A1", + "B2", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "A2", + "X", + "B1", + "A1", + "B2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a2bb2oi_2", + "sky130_fd_sc_hd__a2bb2oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "B2", + "A2_N", + "A1_N", + "B1", + "Y", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "B2", + "A2_N", + "A1_N", + "B1", + "Y", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a2bb2oi_4", + "sky130_fd_sc_hd__a2bb2oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "A1_N", + "A2_N", + "B2", + "B1", + "Y", + "VPWR" + ], [ + "VGND", + "VPB", + "VNB", + "A1_N", + "A2_N", + "B2", + "B1", + "Y", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a41o_2", + "sky130_fd_sc_hd__a41o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A3", + "A2", + "A4", + "B1", + "A1", + "X", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A3", + "A2", + "A4", + "B1", + "A1", + "X", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o221ai_1", + "sky130_fd_sc_hd__o221ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "Y", + "B1", + "C1", + "VGND", + "A1", + "A2", + "B2", + "VPWR" + ], [ + "VPB", + "VNB", + "Y", + "B1", + "C1", + "VGND", + "A1", + "A2", + "B2", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a221oi_2", + "sky130_fd_sc_hd__a221oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "VPWR", + "A1", + "B1", + "A2", + "C1", + "B2", + "Y" + ], [ + "VGND", + "VPB", + "VNB", + "VPWR", + "A1", + "B1", + "A2", + "C1", + "B2", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a41oi_2", + "sky130_fd_sc_hd__a41oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "Y", + "A1", + "B1", + "VGND", + "A3", + "A2", + "A4", + "VNB", + "VPB" + ], [ + "VPWR", + "Y", + "A1", + "B1", + "VGND", + "A3", + "A2", + "A4", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o22ai_2", + "sky130_fd_sc_hd__o22ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B2", + "VPWR", + "B1", + "A2", + "VGND", + "A1", + "Y", + "VNB", + "VPB" + ], [ + "B2", + "VPWR", + "B1", + "A2", + "VGND", + "A1", + "Y", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a2bb2oi_1", + "sky130_fd_sc_hd__a2bb2oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPWR", + "A2_N", + "B1", + "B2", + "A1_N", + "VPB", + "VNB" + ], [ + "VGND", + "Y", + "VPWR", + "A2_N", + "B1", + "B2", + "A1_N", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__nor4b_4", + "sky130_fd_sc_hd__nor4b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "C", + "A", + "B", + "D_N", + "VPWR", + "Y", + "VPB", + "VGND", + "VNB" + ], [ + "C", + "A", + "B", + "D_N", + "VPWR", + "Y", + "VPB", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o32ai_1", + "sky130_fd_sc_hd__o32ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "B2", + "VPWR", + "A1", + "A2", + "A3", + "B1", + "VGND" + ], [ + "Y", + "VPB", + "VNB", + "B2", + "VPWR", + "A1", + "A2", + "A3", + "B1", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__and4bb_4", + "sky130_fd_sc_hd__and4bb_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "C", + "D", + "B_N", + "A_N", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "C", + "D", + "B_N", + "A_N", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__nor3b_4", + "sky130_fd_sc_hd__nor3b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "A", + "B", + "C_N", + "VPB", + "VGND", + "Y", + "VNB" + ], [ + "VPWR", + "A", + "B", + "C_N", + "VPB", + "VGND", + "Y", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o32ai_2", + "sky130_fd_sc_hd__o32ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPB", + "A3", + "VPWR", + "A2", + "A1", + "B1", + "B2", + "VGND" + ], [ + "Y", + "VNB", + "VPB", + "A3", + "VPWR", + "A2", + "A1", + "B1", + "B2", + "VGND" + ] + ] + }, + { + "name": [ + "NF_RAM128", + "RAM128" + ], + "devices": [ + [ + ["NF_sky130_fd_sc_hd__ebufn_4", 4224], + ["sky130_fd_pr__diode_pw2nd_05v5", 734], + ["sky130_fd_pr__pfet_01v8_hvt", 5189], + ["sky130_fd_pr__nfet_01v8", 5189], + ["NF_sky130_fd_sc_hd__dlclkp_1", 512], + ["NF_sky130_fd_sc_hd__dlxtp_1", 4096], + ["NF_sky130_fd_sc_hd__inv_1", 1024], + ["NF_sky130_fd_sc_hd__mux4_1", 32], + ["sky130_fd_pr__res_generic_po", 17], + ["NF_sky130_fd_sc_hd__nor4b_2", 16 ] + ], [ + ["sky130_fd_sc_hd__ebufn_4", 4224 ], + ["sky130_fd_pr__diode_pw2nd_05v5", 734 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5189 ], + ["sky130_fd_pr__nfet_01v8", 5189 ], + ["sky130_fd_sc_hd__dlclkp_1", 512 ], + ["sky130_fd_sc_hd__dlxtp_1", 4096 ], + ["sky130_fd_sc_hd__inv_1", 1024 ], + ["sky130_fd_sc_hd__mux4_1", 32 ], + ["sky130_fd_pr__res_generic_po", 17 ], + ["sky130_fd_sc_hd__nor4b_2", 16 ] + ] + ], + "nets": [ + 11060, + 11060 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Do0[1]", + "Do0[3]", + "Do0[5]", + "Do0[7]", + "Do0[0]", + "Do0[2]", + "Do0[4]", + "Do0[6]", + "Do0[9]", + "Do0[11]", + "Do0[13]", + "Do0[15]", + "Do0[8]", + "Do0[10]", + "Do0[12]", + "Do0[14]", + "Do0[18]", + "Do0[20]", + "Do0[19]", + "Do0[21]", + "Do0[22]", + "Do0[17]", + "Do0[23]", + "Do0[16]", + "Do0[24]", + "Do0[25]", + "Do0[30]", + "Do0[28]", + "Do0[27]", + "Do0[29]", + "Do0[31]", + "Do0[26]", + "A0[5]", + "A0[6]", + "EN0", + "CLK", + "WE0[0]", + "WE0[1]", + "A0[1]", + "WE0[2]", + "A0[3]", + "A0[4]", + "WE0[3]", + "A0[0]", + "A0[2]", + "Di0[18]", + "Di0[22]", + "Di0[17]", + "Di0[16]", + "Di0[23]", + "Di0[20]", + "Di0[24]", + "Di0[25]", + "Di0[30]", + "Di0[19]", + "Di0[21]", + "Di0[26]", + "Di0[29]", + "Di0[28]", + "Di0[31]", + "Di0[27]", + "Di0[9]", + "Di0[11]", + "Di0[12]", + "Di0[13]", + "Di0[15]", + "Di0[10]", + "Di0[14]", + "Di0[8]", + "Di0[1]", + "Di0[0]", + "Di0[4]", + "Di0[5]", + "Di0[6]", + "Di0[3]", + "Di0[7]", + "Di0[2]", + "VPWR", + "VGND" + ], [ + "Do0[1]", + "Do0[3]", + "Do0[5]", + "Do0[7]", + "Do0[0]", + "Do0[2]", + "Do0[4]", + "Do0[6]", + "Do0[9]", + "Do0[11]", + "Do0[13]", + "Do0[15]", + "Do0[8]", + "Do0[10]", + "Do0[12]", + "Do0[14]", + "Do0[18]", + "Do0[20]", + "Do0[19]", + "Do0[21]", + "Do0[22]", + "Do0[17]", + "Do0[23]", + "Do0[16]", + "Do0[24]", + "Do0[25]", + "Do0[30]", + "Do0[28]", + "Do0[27]", + "Do0[29]", + "Do0[31]", + "Do0[26]", + "A0[5]", + "A0[6]", + "EN0", + "CLK", + "WE0[0]", + "WE0[1]", + "A0[1]", + "WE0[2]", + "A0[3]", + "A0[4]", + "WE0[3]", + "A0[0]", + "A0[2]", + "Di0[18]", + "Di0[22]", + "Di0[17]", + "Di0[16]", + "Di0[23]", + "Di0[20]", + "Di0[24]", + "Di0[25]", + "Di0[30]", + "Di0[19]", + "Di0[21]", + "Di0[26]", + "Di0[29]", + "Di0[28]", + "Di0[31]", + "Di0[27]", + "Di0[9]", + "Di0[11]", + "Di0[12]", + "Di0[13]", + "Di0[15]", + "Di0[10]", + "Di0[14]", + "Di0[8]", + "Di0[1]", + "Di0[0]", + "Di0[4]", + "Di0[5]", + "Di0[6]", + "Di0[3]", + "Di0[7]", + "Di0[2]", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__xnor2_4", + "sky130_fd_sc_hd__xnor2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A", + "B", + "VPWR", + "VGND", + "Y" + ], [ + "VNB", + "VPB", + "A", + "B", + "VPWR", + "VGND", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a2111oi_4", + "sky130_fd_sc_hd__a2111oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "A1", + "A2", + "C1", + "D1", + "B1", + "VPB", + "Y", + "VNB" + ], [ + "VGND", + "VPWR", + "A1", + "A2", + "C1", + "D1", + "B1", + "VPB", + "Y", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o2111a_4", + "sky130_fd_sc_hd__o2111a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 8], + ["sky130_fd_pr__pfet_01v8_hvt", 8 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 8 ], + ["sky130_fd_pr__pfet_01v8_hvt", 8 ] + ] + ], + "nets": [ + 17, + 17 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "X", + "D1", + "VNB", + "VPB", + "VGND", + "A2", + "A1", + "B1", + "C1" + ], [ + "VPWR", + "X", + "D1", + "VNB", + "VPB", + "VGND", + "A2", + "A1", + "B1", + "C1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o211a_4", + "sky130_fd_sc_hd__o211a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 7], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 7 ], + ["sky130_fd_pr__pfet_01v8_hvt", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VPWR", + "VPB", + "VNB", + "B1", + "C1", + "A2", + "VGND", + "A1" + ], [ + "X", + "VPWR", + "VPB", + "VNB", + "B1", + "C1", + "A2", + "VGND", + "A1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o41ai_1", + "sky130_fd_sc_hd__o41ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VPB", + "VNB", + "A2", + "A1", + "A3", + "A4", + "VPWR", + "B1" + ], [ + "Y", + "VGND", + "VPB", + "VNB", + "A2", + "A1", + "A3", + "A4", + "VPWR", + "B1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o31ai_4", + "sky130_fd_sc_hd__o31ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A2", + "A1", + "VPWR", + "B1", + "A3", + "VGND", + "Y" + ], [ + "VPB", + "VNB", + "A2", + "A1", + "VPWR", + "B1", + "A3", + "VGND", + "Y" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a32oi_4", + "sky130_fd_sc_hd__a32oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "VPB", + "Y", + "A1", + "B1", + "B2", + "A3", + "A2", + "VGND" + ], [ + "VPWR", + "VNB", + "VPB", + "Y", + "A1", + "B1", + "B2", + "A3", + "A2", + "VGND" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__or4bb_2", + "sky130_fd_sc_hd__or4bb_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VGND", + "VNB", + "VPWR", + "X", + "B", + "D_N", + "C_N", + "A" + ], [ + "VPB", + "VGND", + "VNB", + "VPWR", + "X", + "B", + "D_N", + "C_N", + "A" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o311a_4", + "sky130_fd_sc_hd__o311a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "C1", + "B1", + "A1", + "X", + "A2", + "A3", + "VPB", + "VNB" + ], [ + "VPWR", + "VGND", + "C1", + "B1", + "A1", + "X", + "A2", + "A3", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a32oi_1", + "sky130_fd_sc_hd__a32oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A1", + "A2", + "A3", + "B1", + "VGND", + "B2", + "VPWR" + ], [ + "Y", + "VPB", + "VNB", + "A1", + "A2", + "A3", + "B1", + "VGND", + "B2", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a21boi_4", + "sky130_fd_sc_hd__a21boi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A1", + "A2", + "B1_N", + "Y", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "A1", + "A2", + "B1_N", + "Y", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "NF_RAM256", + "RAM256" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 10584], + ["sky130_fd_pr__nfet_01v8", 10584], + ["NF_sky130_fd_sc_hd__dlxtp_1", 8192], + ["sky130_fd_pr__diode_pw2nd_05v5", 1342], + ["NF_sky130_fd_sc_hd__ebufn_4", 8448], + ["NF_sky130_fd_sc_hd__dlclkp_1", 1024], + ["NF_sky130_fd_sc_hd__inv_1", 2048], + ["NF_sky130_fd_sc_hd__mux4_1", 64], + ["NF_sky130_fd_sc_hd__nor4b_2", 32], + ["sky130_fd_pr__res_generic_po", 33 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 10584 ], + ["sky130_fd_pr__nfet_01v8", 10584 ], + ["sky130_fd_sc_hd__dlxtp_1", 8192 ], + ["sky130_fd_pr__diode_pw2nd_05v5", 1342 ], + ["sky130_fd_sc_hd__ebufn_4", 8448 ], + ["sky130_fd_sc_hd__dlclkp_1", 1024 ], + ["sky130_fd_sc_hd__inv_1", 2048 ], + ["sky130_fd_sc_hd__mux4_1", 64 ], + ["sky130_fd_sc_hd__nor4b_2", 32 ], + ["sky130_fd_pr__res_generic_po", 33 ] + ] + ], + "nets": [ + 22312, + 22312 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A0[5]", + "A0[6]", + "CLK", + "WE0[1]", + "WE0[3]", + "A0[1]", + "A0[3]", + "A0[4]", + "WE0[2]", + "WE0[0]", + "Di0[11]", + "Di0[12]", + "Di0[13]", + "Di0[16]", + "Di0[17]", + "Di0[18]", + "Di0[19]", + "Di0[20]", + "Di0[21]", + "Di0[22]", + "Di0[23]", + "Di0[26]", + "Di0[24]", + "Di0[25]", + "Di0[28]", + "Di0[30]", + "Di0[27]", + "Di0[29]", + "Di0[31]", + "Di0[0]", + "Di0[1]", + "Di0[2]", + "Di0[3]", + "Di0[4]", + "Di0[5]", + "Di0[6]", + "Di0[7]", + "Di0[10]", + "Di0[14]", + "Di0[15]", + "Di0[8]", + "Di0[9]", + "A0[0]", + "A0[2]", + "EN0", + "A0[7]", + "Do0[11]", + "Do0[12]", + "Do0[13]", + "Do0[8]", + "Do0[9]", + "Do0[10]", + "Do0[14]", + "Do0[15]", + "Do0[0]", + "Do0[1]", + "Do0[2]", + "Do0[3]", + "Do0[4]", + "Do0[5]", + "Do0[6]", + "Do0[7]", + "Do0[16]", + "Do0[17]", + "Do0[18]", + "Do0[19]", + "Do0[20]", + "Do0[21]", + "Do0[22]", + "Do0[23]", + "Do0[26]", + "Do0[24]", + "Do0[25]", + "Do0[28]", + "Do0[30]", + "Do0[27]", + "Do0[29]", + "Do0[31]", + "VGND", + "VPWR" + ], [ + "A0[5]", + "A0[6]", + "CLK", + "WE0[1]", + "WE0[3]", + "A0[1]", + "A0[3]", + "A0[4]", + "WE0[2]", + "WE0[0]", + "Di0[11]", + "Di0[12]", + "Di0[13]", + "Di0[16]", + "Di0[17]", + "Di0[18]", + "Di0[19]", + "Di0[20]", + "Di0[21]", + "Di0[22]", + "Di0[23]", + "Di0[26]", + "Di0[24]", + "Di0[25]", + "Di0[28]", + "Di0[30]", + "Di0[27]", + "Di0[29]", + "Di0[31]", + "Di0[0]", + "Di0[1]", + "Di0[2]", + "Di0[3]", + "Di0[4]", + "Di0[5]", + "Di0[6]", + "Di0[7]", + "Di0[10]", + "Di0[14]", + "Di0[15]", + "Di0[8]", + "Di0[9]", + "A0[0]", + "A0[2]", + "EN0", + "A0[7]", + "Do0[11]", + "Do0[12]", + "Do0[13]", + "Do0[8]", + "Do0[9]", + "Do0[10]", + "Do0[14]", + "Do0[15]", + "Do0[0]", + "Do0[1]", + "Do0[2]", + "Do0[3]", + "Do0[4]", + "Do0[5]", + "Do0[6]", + "Do0[7]", + "Do0[16]", + "Do0[17]", + "Do0[18]", + "Do0[19]", + "Do0[20]", + "Do0[21]", + "Do0[22]", + "Do0[23]", + "Do0[26]", + "Do0[24]", + "Do0[25]", + "Do0[28]", + "Do0[30]", + "Do0[27]", + "Do0[29]", + "Do0[31]", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o2bb2ai_2", + "sky130_fd_sc_hd__o2bb2ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VPWR", + "A1_N", + "B2", + "A2_N", + "B1", + "VNB", + "VPB" + ], [ + "VGND", + "Y", + "VPWR", + "A1_N", + "B2", + "A2_N", + "B1", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a2111oi_2", + "sky130_fd_sc_hd__a2111oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 16, + 16 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VNB", + "VPB", + "VPWR", + "B1", + "D1", + "A2", + "A1", + "C1" + ], [ + "VGND", + "Y", + "VNB", + "VPB", + "VPWR", + "B1", + "D1", + "A2", + "A1", + "C1" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o311ai_2", + "sky130_fd_sc_hd__o311ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPB", + "A3", + "A1", + "B1", + "C1", + "A2", + "VGND", + "VPWR" + ], [ + "Y", + "VNB", + "VPB", + "A3", + "A1", + "B1", + "C1", + "A2", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__o32ai_4", + "sky130_fd_sc_hd__o32ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VNB", + "VPB", + "A3", + "VPWR", + "B1", + "A2", + "A1", + "B2" + ], [ + "Y", + "VGND", + "VNB", + "VPB", + "A3", + "VPWR", + "B1", + "A2", + "A1", + "B2" + ] + ] + }, + { + "name": [ + "NF_sky130_fd_sc_hd__a41oi_4", + "sky130_fd_sc_hd__a41oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VNB", + "A1", + "VGND", + "B1", + "A3", + "A4", + "A2", + "VPWR" + ], [ + "Y", + "VPB", + "VNB", + "A1", + "VGND", + "B1", + "A3", + "A4", + "A2", + "VPWR" + ] + ] + }, + { + "name": [ + "QJ_sky130_fd_sc_hvl__buf_8", + "sky130_fd_sc_hvl__buf_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPWR", + "VPB", + "X", + "VGND", + "VNB" + ], [ + "A", + "VPWR", + "VPB", + "X", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "QJ_sky130_fd_sc_hvl__inv_8", + "sky130_fd_sc_hvl__inv_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "A", + "Y" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "A", + "Y" + ] + ] + }, + { + "name": [ + "QJ_sky130_fd_sc_hvl__schmittbuf_1", + "sky130_fd_sc_hvl__schmittbuf_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 4], + ["sky130_fd_pr__pfet_g5v0d10v5", 4], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_pr__res_generic_pd__hv", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_pr__res_generic_pd__hv", 1 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPB", + "VNB", + "VGND", + "VPWR", + "X" + ], [ + "A", + "VPB", + "VNB", + "VGND", + "VPWR", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfrtp_1", + "sky130_fd_sc_hd__dfrtp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "RESET_B", + "VPB", + "VNB", + "VGND", + "D", + "Q", + "CLK" + ], [ + "VPWR", + "RESET_B", + "VPB", + "VNB", + "VGND", + "D", + "Q", + "CLK" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor2_1", + "sky130_fd_sc_hd__nor2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VPB", + "VGND", + "VNB", + "B", + "VPWR" + ], [ + "Y", + "A", + "VPB", + "VGND", + "VNB", + "B", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2_1", + "sky130_fd_sc_hd__nand2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ], [ + "VGND", + "Y", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ai_1", + "sky130_fd_sc_hd__o21ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A2", + "B1", + "VPWR", + "A1", + "VGND", + "Y", + "VPB", + "VNB" + ], [ + "A2", + "B1", + "VPWR", + "A1", + "VGND", + "Y", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfstp_2", + "sky130_fd_sc_hd__dfstp_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 16], + ["sky130_fd_pr__pfet_01v8_hvt", 16 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 16 ], + ["sky130_fd_pr__pfet_01v8_hvt", 16 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "SET_B", + "VPWR", + "VPB", + "VNB", + "Q", + "D", + "CLK", + "VGND" + ], [ + "SET_B", + "VPWR", + "VPB", + "VNB", + "Q", + "D", + "CLK", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2b_1", + "sky130_fd_sc_hd__nand2b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VNB", + "VPWR", + "VPB", + "A_N", + "VGND", + "B" + ], [ + "Y", + "VNB", + "VPWR", + "VPB", + "A_N", + "VGND", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4bb_1", + "sky130_fd_sc_hd__nand4bb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "VPB", + "VNB", + "A_N", + "B_N", + "C", + "D", + "VGND" + ], [ + "Y", + "VPWR", + "VPB", + "VNB", + "A_N", + "B_N", + "C", + "D", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfstp_1", + "sky130_fd_sc_hd__dfstp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 16], + ["sky130_fd_pr__pfet_01v8_hvt", 16 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 16 ], + ["sky130_fd_pr__pfet_01v8_hvt", 16 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "SET_B", + "VPWR", + "VPB", + "VNB", + "D", + "Q", + "CLK", + "VGND" + ], [ + "SET_B", + "VPWR", + "VPB", + "VNB", + "D", + "Q", + "CLK", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21a_1", + "sky130_fd_sc_hd__o21a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A1", + "B1", + "X", + "A2", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "A1", + "B1", + "X", + "A2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2bb2ai_1", + "sky130_fd_sc_hd__o2bb2ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VPB", + "VNB", + "A2_N", + "B2", + "B1", + "A1_N", + "VPWR" + ], [ + "Y", + "VGND", + "VPB", + "VNB", + "A2_N", + "B2", + "B1", + "A1_N", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3_1", + "sky130_fd_sc_hd__nor3_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VNB", + "VPB", + "A", + "B", + "C", + "VPWR" + ], [ + "Y", + "VGND", + "VNB", + "VPB", + "A", + "B", + "C", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_12", + "sky130_fd_sc_hd__buf_12" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VPWR", + "VPB", + "VGND", + "VNB", + "A" + ], [ + "X", + "VPWR", + "VPB", + "VGND", + "VNB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21oi_1", + "sky130_fd_sc_hd__a21oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "Y", + "A2", + "VGND", + "A1", + "VPWR", + "B1" + ], [ + "VNB", + "VPB", + "Y", + "A2", + "VGND", + "A1", + "VPWR", + "B1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__xnor2_1", + "sky130_fd_sc_hd__xnor2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "VPB", + "VNB", + "VPWR", + "A", + "B" + ], [ + "Y", + "VGND", + "VPB", + "VNB", + "VPWR", + "A", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2111ai_2", + "sky130_fd_sc_hd__o2111ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "A2", + "A1", + "B1", + "D1", + "VGND", + "C1", + "Y", + "VPB", + "VNB" + ], [ + "VPWR", + "A2", + "A1", + "B1", + "D1", + "VGND", + "C1", + "Y", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31ai_2", + "sky130_fd_sc_hd__o31ai_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "Y", + "VGND", + "VPWR", + "A1", + "A2", + "B1", + "A3" + ], [ + "VPB", + "VNB", + "Y", + "VGND", + "VPWR", + "A1", + "A2", + "B1", + "A3" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a41oi_1", + "sky130_fd_sc_hd__a41oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "VNB", + "VPB", + "A3", + "A2", + "A4", + "A1", + "VGND", + "B1" + ], [ + "Y", + "VPWR", + "VNB", + "VPB", + "A3", + "A2", + "A4", + "A1", + "VGND", + "B1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkinv_4", + "sky130_fd_sc_hd__clkinv_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VGND", + "VNB", + "A", + "Y" + ], [ + "VPWR", + "VPB", + "VGND", + "VNB", + "A", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfrtn_1", + "sky130_fd_sc_hd__dfrtn_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 14], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 14 ], + ["sky130_fd_pr__pfet_01v8_hvt", 14 ] + ] + ], + "nets": [ + 21, + 21 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "RESET_B", + "VGND", + "VPB", + "VNB", + "D", + "Q", + "CLK_N" + ], [ + "VPWR", + "RESET_B", + "VGND", + "VPB", + "VNB", + "D", + "Q", + "CLK_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_4", + "sky130_fd_sc_hd__inv_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "Y", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2111ai_1", + "sky130_fd_sc_hd__o2111ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "Y", + "VPB", + "B1", + "A2", + "VGND", + "A1", + "D1", + "C1", + "VPWR" + ], [ + "VNB", + "Y", + "VPB", + "B1", + "A2", + "VGND", + "A1", + "D1", + "C1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3_1", + "sky130_fd_sc_hd__nand3_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "A", + "B", + "C", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "Y", + "A", + "B", + "C", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31a_1", + "sky130_fd_sc_hd__o31a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "A2", + "A1", + "X", + "B1", + "A3", + "VNB", + "VPB" + ], [ + "VPWR", + "VGND", + "A2", + "A1", + "X", + "B1", + "A3", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3_2", + "sky130_fd_sc_hd__nor3_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "B", + "C", + "A", + "Y" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "B", + "C", + "A", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dlymetal6s2s_1", + "sky130_fd_sc_hd__dlymetal6s2s_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VPWR", + "VPB", + "VGND", + "VNB", + "X" + ], [ + "A", + "VPWR", + "VPB", + "VGND", + "VNB", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21bai_1", + "sky130_fd_sc_hd__o21bai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "Y", + "VPWR", + "A1", + "A2", + "B1_N" + ], [ + "VNB", + "VPB", + "VGND", + "Y", + "VPWR", + "A1", + "A2", + "B1_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_4", + "sky130_fd_sc_hd__buf_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "VNB", + "VPWR", + "VPB", + "A" + ], [ + "X", + "VGND", + "VNB", + "VPWR", + "VPB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3b_1", + "sky130_fd_sc_hd__nand3b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A_N", + "VGND", + "B", + "C", + "VNB", + "VPWR", + "VPB", + "Y" + ], [ + "A_N", + "VGND", + "B", + "C", + "VNB", + "VPWR", + "VPB", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a31o_1", + "sky130_fd_sc_hd__a31o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "B1", + "X", + "A2", + "A1", + "A3", + "VNB", + "VPB", + "VPWR" + ], [ + "VGND", + "B1", + "X", + "A2", + "A1", + "A3", + "VNB", + "VPB", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o22a_1", + "sky130_fd_sc_hd__o22a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "B1", + "X", + "B2", + "A1", + "A2" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "B1", + "X", + "B2", + "A1", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31ai_1", + "sky130_fd_sc_hd__o31ai_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A3", + "B1", + "VPWR", + "A1", + "A2", + "Y", + "VGND" + ], [ + "VPB", + "VNB", + "A3", + "B1", + "VPWR", + "A1", + "A2", + "Y", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o211ai_4", + "sky130_fd_sc_hd__o211ai_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 8 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 8 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "Y", + "B1", + "C1", + "VPB", + "A1", + "VGND", + "A2", + "VPWR" + ], [ + "VNB", + "Y", + "B1", + "C1", + "VPB", + "A1", + "VGND", + "A2", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21o_1", + "sky130_fd_sc_hd__a21o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "VPWR", + "A2", + "X", + "B1", + "A1" + ], [ + "VNB", + "VPB", + "VGND", + "VPWR", + "A2", + "X", + "B1", + "A1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor4_1", + "sky130_fd_sc_hd__nor4_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "A", + "C", + "B", + "D", + "Y" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "A", + "C", + "B", + "D", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2bb2o_1", + "sky130_fd_sc_hd__a2bb2o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "A1_N", + "A2_N", + "X", + "B2", + "B1", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "A1_N", + "A2_N", + "X", + "B2", + "B1", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfbbp_1", + "sky130_fd_sc_hd__dfbbp_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 20], + ["sky130_fd_pr__pfet_01v8_hvt", 20 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 20 ], + ["sky130_fd_pr__pfet_01v8_hvt", 20 ] + ] + ], + "nets": [ + 29, + 29 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "SET_B", + "VGND", + "D", + "RESET_B", + "Q", + "Q_N", + "CLK", + "VPWR", + "VNB", + "VPB" + ], [ + "SET_B", + "VGND", + "D", + "RESET_B", + "Q", + "Q_N", + "CLK", + "VPWR", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_8", + "sky130_fd_sc_hd__inv_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "Y", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "A", + "Y", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__decap_4", + "sky130_fd_sc_hvl__decap_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_g5v0d10v5", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__decap_8", + "sky130_fd_sc_hvl__decap_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 1], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 1 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hvl__diode_2", + "sky130_fd_sc_hvl__diode_2" + ], + "devices": [ + [ + ["sky130_fd_pr__diode_pw2nd_11v0", 1 ] + ], [ + ["sky130_fd_pr__diode_pw2nd_11v0", 1 ] + ] + ], + "nets": [ + 2, + 2 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "DIODE", + "VGND", + "VPWR", + "VPB" + ], [ + "VNB", + "DIODE", + "VGND", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_8", + "sky130_fd_sc_hd__buf_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "VNB", + "VPWR", + "VPB", + "A" + ], [ + "X", + "VGND", + "VNB", + "VPWR", + "VPB", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__buf_6", + "sky130_fd_sc_hd__buf_6" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "VNB", + "A", + "VPWR", + "VPB" + ], [ + "VGND", + "X", + "VNB", + "A", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2_4", + "sky130_fd_sc_hd__and2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "B", + "A", + "VGND", + "X", + "VPWR", + "VPB", + "VNB" + ], [ + "B", + "A", + "VGND", + "X", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3b_4", + "sky130_fd_sc_hd__and3b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "C", + "B", + "A_N" + ], [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "C", + "B", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2_8", + "sky130_fd_sc_hd__nand2_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VGND", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ], [ + "Y", + "VGND", + "A", + "VPWR", + "VPB", + "B", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2_4", + "sky130_fd_sc_hd__nand2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 2], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 2 ], + ["sky130_fd_pr__pfet_01v8_hvt", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "A", + "VNB", + "VPWR", + "VPB", + "B" + ], [ + "VGND", + "Y", + "A", + "VNB", + "VPWR", + "VPB", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__clkbuf_8", + "sky130_fd_sc_hd__clkbuf_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 7, + 7 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "VNB", + "A", + "VPWR", + "VPB" + ], [ + "X", + "VGND", + "VNB", + "A", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3b_1", + "sky130_fd_sc_hd__and3b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "A_N", + "C", + "B" + ], [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "A_N", + "C", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_12", + "sky130_fd_sc_hd__inv_12" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "Y", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "mprj2_logic_high", + "mprj2_logic_high" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__conb_1", 1 ] + ], [ + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__conb_1", 1 ] + ] + ], + "nets": [ + 4, + 4 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "HI", + "vssd2", + "vccd2" + ], [ + "HI", + "vssd2", + "vccd2" + ] + ] + }, + { + "name": [ + "mprj_logic_high", + "mprj_logic_high" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 463], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__decap_4", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 463 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ] + ] + ], + "nets": [ + 928, + 928 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vssd1", + "vccd1", + "HI[295]", + "HI[462]", + "HI[58]", + "HI[345]", + "HI[178]", + "HI[10]", + "HI[228]", + "HI[130]", + "HI[95]", + "HI[382]", + "HI[432]", + "HI[265]", + "HI[28]", + "HI[315]", + "HI[148]", + "HI[100]", + "HI[65]", + "HI[185]", + "HI[352]", + "HI[235]", + "HI[402]", + "HI[118]", + "HI[272]", + "HI[35]", + "HI[322]", + "HI[155]", + "HI[205]", + "HI[72]", + "HI[192]", + "HI[457]", + "HI[242]", + "HI[125]", + "HI[0]", + "HI[377]", + "HI[42]", + "HI[427]", + "HI[162]", + "HI[212]", + "HI[297]", + "HI[347]", + "HI[12]", + "HI[132]", + "HI[97]", + "HI[384]", + "HI[267]", + "HI[434]", + "HI[317]", + "HI[102]", + "HI[67]", + "HI[187]", + "HI[354]", + "HI[237]", + "HI[404]", + "HI[391]", + "HI[274]", + "HI[441]", + "HI[37]", + "HI[324]", + "HI[157]", + "HI[207]", + "HI[74]", + "HI[194]", + "HI[361]", + "HI[459]", + "HI[244]", + "HI[411]", + "HI[127]", + "HI[281]", + "HI[2]", + "HI[379]", + "HI[44]", + "HI[331]", + "HI[164]", + "HI[429]", + "HI[214]", + "HI[81]", + "HI[299]", + "HI[251]", + "HI[349]", + "HI[14]", + "HI[301]", + "HI[134]", + "HI[99]", + "HI[386]", + "HI[51]", + "HI[269]", + "HI[171]", + "HI[436]", + "HI[319]", + "HI[221]", + "HI[104]", + "HI[69]", + "HI[189]", + "HI[356]", + "HI[21]", + "HI[239]", + "HI[141]", + "HI[406]", + "HI[393]", + "HI[276]", + "HI[443]", + "HI[39]", + "HI[326]", + "HI[159]", + "HI[111]", + "HI[209]", + "HI[76]", + "HI[363]", + "HI[196]", + "HI[246]", + "HI[413]", + "HI[129]", + "HI[4]", + "HI[283]", + "HI[450]", + "HI[46]", + "HI[333]", + "HI[166]", + "HI[216]", + "HI[83]", + "HI[370]", + "HI[253]", + "HI[420]", + "HI[16]", + "HI[303]", + "HI[136]", + "HI[290]", + "HI[388]", + "HI[53]", + "HI[173]", + "HI[340]", + "HI[438]", + "HI[223]", + "HI[90]", + "HI[106]", + "HI[260]", + "HI[358]", + "HI[23]", + "HI[310]", + "HI[143]", + "HI[408]", + "HI[395]", + "HI[60]", + "HI[180]", + "HI[278]", + "HI[445]", + "HI[328]", + "HI[230]", + "HI[113]", + "HI[78]", + "HI[198]", + "HI[365]", + "HI[30]", + "HI[248]", + "HI[150]", + "HI[415]", + "HI[200]", + "HI[285]", + "HI[452]", + "HI[6]", + "HI[48]", + "HI[168]", + "HI[335]", + "HI[218]", + "HI[120]", + "HI[85]", + "HI[372]", + "HI[255]", + "HI[422]", + "HI[18]", + "HI[305]", + "HI[138]", + "HI[292]", + "HI[55]", + "HI[175]", + "HI[342]", + "HI[225]", + "HI[92]", + "HI[108]", + "HI[262]", + "HI[25]", + "HI[312]", + "HI[145]", + "HI[397]", + "HI[62]", + "HI[182]", + "HI[447]", + "HI[232]", + "HI[115]", + "HI[367]", + "HI[32]", + "HI[152]", + "HI[417]", + "HI[202]", + "HI[287]", + "HI[454]", + "HI[8]", + "HI[337]", + "HI[122]", + "HI[87]", + "HI[374]", + "HI[257]", + "HI[424]", + "HI[307]", + "HI[294]", + "HI[461]", + "HI[57]", + "HI[177]", + "HI[344]", + "HI[227]", + "HI[94]", + "HI[381]", + "HI[264]", + "HI[431]", + "HI[27]", + "HI[314]", + "HI[147]", + "HI[399]", + "HI[64]", + "HI[184]", + "HI[449]", + "HI[351]", + "HI[401]", + "HI[234]", + "HI[117]", + "HI[271]", + "HI[369]", + "HI[34]", + "HI[321]", + "HI[154]", + "HI[419]", + "HI[204]", + "HI[71]", + "HI[191]", + "HI[289]", + "HI[456]", + "HI[339]", + "HI[241]", + "HI[124]", + "HI[89]", + "HI[376]", + "HI[41]", + "HI[259]", + "HI[161]", + "HI[426]", + "HI[211]", + "HI[309]", + "HI[296]", + "HI[59]", + "HI[179]", + "HI[346]", + "HI[11]", + "HI[229]", + "HI[131]", + "HI[96]", + "HI[383]", + "HI[266]", + "HI[433]", + "HI[29]", + "HI[316]", + "HI[149]", + "HI[101]", + "HI[66]", + "HI[186]", + "HI[353]", + "HI[236]", + "HI[403]", + "HI[119]", + "HI[390]", + "HI[440]", + "HI[273]", + "HI[36]", + "HI[323]", + "HI[156]", + "HI[206]", + "HI[73]", + "HI[193]", + "HI[360]", + "HI[458]", + "HI[243]", + "HI[410]", + "HI[126]", + "HI[1]", + "HI[280]", + "HI[378]", + "HI[43]", + "HI[163]", + "HI[330]", + "HI[428]", + "HI[213]", + "HI[80]", + "HI[298]", + "HI[250]", + "HI[348]", + "HI[13]", + "HI[300]", + "HI[133]", + "HI[98]", + "HI[385]", + "HI[50]", + "HI[268]", + "HI[435]", + "HI[170]", + "HI[220]", + "HI[318]", + "HI[103]", + "HI[68]", + "HI[188]", + "HI[355]", + "HI[20]", + "HI[238]", + "HI[140]", + "HI[405]", + "HI[392]", + "HI[275]", + "HI[442]", + "HI[38]", + "HI[325]", + "HI[158]", + "HI[208]", + "HI[110]", + "HI[75]", + "HI[195]", + "HI[362]", + "HI[245]", + "HI[412]", + "HI[128]", + "HI[282]", + "HI[3]", + "HI[45]", + "HI[332]", + "HI[165]", + "HI[215]", + "HI[82]", + "HI[252]", + "HI[15]", + "HI[302]", + "HI[135]", + "HI[387]", + "HI[52]", + "HI[172]", + "HI[437]", + "HI[222]", + "HI[105]", + "HI[357]", + "HI[22]", + "HI[142]", + "HI[407]", + "HI[394]", + "HI[277]", + "HI[444]", + "HI[327]", + "HI[112]", + "HI[77]", + "HI[197]", + "HI[364]", + "HI[414]", + "HI[247]", + "HI[284]", + "HI[451]", + "HI[5]", + "HI[47]", + "HI[167]", + "HI[334]", + "HI[217]", + "HI[84]", + "HI[371]", + "HI[254]", + "HI[421]", + "HI[17]", + "HI[304]", + "HI[137]", + "HI[291]", + "HI[389]", + "HI[54]", + "HI[341]", + "HI[174]", + "HI[439]", + "HI[224]", + "HI[91]", + "HI[107]", + "HI[261]", + "HI[359]", + "HI[24]", + "HI[311]", + "HI[409]", + "HI[144]", + "HI[396]", + "HI[61]", + "HI[279]", + "HI[181]", + "HI[446]", + "HI[231]", + "HI[329]", + "HI[114]", + "HI[79]", + "HI[199]", + "HI[366]", + "HI[31]", + "HI[151]", + "HI[249]", + "HI[416]", + "HI[201]", + "HI[453]", + "HI[7]", + "HI[286]", + "HI[49]", + "HI[169]", + "HI[336]", + "HI[219]", + "HI[121]", + "HI[86]", + "HI[373]", + "HI[256]", + "HI[423]", + "HI[19]", + "HI[306]", + "HI[139]", + "HI[293]", + "HI[460]", + "HI[56]", + "HI[176]", + "HI[343]", + "HI[226]", + "HI[93]", + "HI[109]", + "HI[380]", + "HI[263]", + "HI[430]", + "HI[26]", + "HI[313]", + "HI[146]", + "HI[398]", + "HI[63]", + "HI[448]", + "HI[350]", + "HI[183]", + "HI[233]", + "HI[400]", + "HI[116]", + "HI[270]", + "HI[368]", + "HI[33]", + "HI[320]", + "HI[153]", + "HI[418]", + "HI[203]", + "HI[70]", + "HI[190]", + "HI[288]", + "HI[455]", + "HI[9]", + "HI[240]", + "HI[338]", + "HI[123]", + "HI[88]", + "HI[375]", + "HI[40]", + "HI[258]", + "HI[160]", + "HI[425]", + "HI[308]", + "HI[210]" + ], [ + "vssd1", + "vccd1", + "HI[295]", + "HI[462]", + "HI[58]", + "HI[345]", + "HI[178]", + "HI[10]", + "HI[228]", + "HI[130]", + "HI[95]", + "HI[382]", + "HI[432]", + "HI[265]", + "HI[28]", + "HI[315]", + "HI[148]", + "HI[100]", + "HI[65]", + "HI[185]", + "HI[352]", + "HI[235]", + "HI[402]", + "HI[118]", + "HI[272]", + "HI[35]", + "HI[322]", + "HI[155]", + "HI[205]", + "HI[72]", + "HI[192]", + "HI[457]", + "HI[242]", + "HI[125]", + "HI[0]", + "HI[377]", + "HI[42]", + "HI[427]", + "HI[162]", + "HI[212]", + "HI[297]", + "HI[347]", + "HI[12]", + "HI[132]", + "HI[97]", + "HI[384]", + "HI[267]", + "HI[434]", + "HI[317]", + "HI[102]", + "HI[67]", + "HI[187]", + "HI[354]", + "HI[237]", + "HI[404]", + "HI[391]", + "HI[274]", + "HI[441]", + "HI[37]", + "HI[324]", + "HI[157]", + "HI[207]", + "HI[74]", + "HI[194]", + "HI[361]", + "HI[459]", + "HI[244]", + "HI[411]", + "HI[127]", + "HI[281]", + "HI[2]", + "HI[379]", + "HI[44]", + "HI[331]", + "HI[164]", + "HI[429]", + "HI[214]", + "HI[81]", + "HI[299]", + "HI[251]", + "HI[349]", + "HI[14]", + "HI[301]", + "HI[134]", + "HI[99]", + "HI[386]", + "HI[51]", + "HI[269]", + "HI[171]", + "HI[436]", + "HI[319]", + "HI[221]", + "HI[104]", + "HI[69]", + "HI[189]", + "HI[356]", + "HI[21]", + "HI[239]", + "HI[141]", + "HI[406]", + "HI[393]", + "HI[276]", + "HI[443]", + "HI[39]", + "HI[326]", + "HI[159]", + "HI[111]", + "HI[209]", + "HI[76]", + "HI[363]", + "HI[196]", + "HI[246]", + "HI[413]", + "HI[129]", + "HI[4]", + "HI[283]", + "HI[450]", + "HI[46]", + "HI[333]", + "HI[166]", + "HI[216]", + "HI[83]", + "HI[370]", + "HI[253]", + "HI[420]", + "HI[16]", + "HI[303]", + "HI[136]", + "HI[290]", + "HI[388]", + "HI[53]", + "HI[173]", + "HI[340]", + "HI[438]", + "HI[223]", + "HI[90]", + "HI[106]", + "HI[260]", + "HI[358]", + "HI[23]", + "HI[310]", + "HI[143]", + "HI[408]", + "HI[395]", + "HI[60]", + "HI[180]", + "HI[278]", + "HI[445]", + "HI[328]", + "HI[230]", + "HI[113]", + "HI[78]", + "HI[198]", + "HI[365]", + "HI[30]", + "HI[248]", + "HI[150]", + "HI[415]", + "HI[200]", + "HI[285]", + "HI[452]", + "HI[6]", + "HI[48]", + "HI[168]", + "HI[335]", + "HI[218]", + "HI[120]", + "HI[85]", + "HI[372]", + "HI[255]", + "HI[422]", + "HI[18]", + "HI[305]", + "HI[138]", + "HI[292]", + "HI[55]", + "HI[175]", + "HI[342]", + "HI[225]", + "HI[92]", + "HI[108]", + "HI[262]", + "HI[25]", + "HI[312]", + "HI[145]", + "HI[397]", + "HI[62]", + "HI[182]", + "HI[447]", + "HI[232]", + "HI[115]", + "HI[367]", + "HI[32]", + "HI[152]", + "HI[417]", + "HI[202]", + "HI[287]", + "HI[454]", + "HI[8]", + "HI[337]", + "HI[122]", + "HI[87]", + "HI[374]", + "HI[257]", + "HI[424]", + "HI[307]", + "HI[294]", + "HI[461]", + "HI[57]", + "HI[177]", + "HI[344]", + "HI[227]", + "HI[94]", + "HI[381]", + "HI[264]", + "HI[431]", + "HI[27]", + "HI[314]", + "HI[147]", + "HI[399]", + "HI[64]", + "HI[184]", + "HI[449]", + "HI[351]", + "HI[401]", + "HI[234]", + "HI[117]", + "HI[271]", + "HI[369]", + "HI[34]", + "HI[321]", + "HI[154]", + "HI[419]", + "HI[204]", + "HI[71]", + "HI[191]", + "HI[289]", + "HI[456]", + "HI[339]", + "HI[241]", + "HI[124]", + "HI[89]", + "HI[376]", + "HI[41]", + "HI[259]", + "HI[161]", + "HI[426]", + "HI[211]", + "HI[309]", + "HI[296]", + "HI[59]", + "HI[179]", + "HI[346]", + "HI[11]", + "HI[229]", + "HI[131]", + "HI[96]", + "HI[383]", + "HI[266]", + "HI[433]", + "HI[29]", + "HI[316]", + "HI[149]", + "HI[101]", + "HI[66]", + "HI[186]", + "HI[353]", + "HI[236]", + "HI[403]", + "HI[119]", + "HI[390]", + "HI[440]", + "HI[273]", + "HI[36]", + "HI[323]", + "HI[156]", + "HI[206]", + "HI[73]", + "HI[193]", + "HI[360]", + "HI[458]", + "HI[243]", + "HI[410]", + "HI[126]", + "HI[1]", + "HI[280]", + "HI[378]", + "HI[43]", + "HI[163]", + "HI[330]", + "HI[428]", + "HI[213]", + "HI[80]", + "HI[298]", + "HI[250]", + "HI[348]", + "HI[13]", + "HI[300]", + "HI[133]", + "HI[98]", + "HI[385]", + "HI[50]", + "HI[268]", + "HI[435]", + "HI[170]", + "HI[220]", + "HI[318]", + "HI[103]", + "HI[68]", + "HI[188]", + "HI[355]", + "HI[20]", + "HI[238]", + "HI[140]", + "HI[405]", + "HI[392]", + "HI[275]", + "HI[442]", + "HI[38]", + "HI[325]", + "HI[158]", + "HI[208]", + "HI[110]", + "HI[75]", + "HI[195]", + "HI[362]", + "HI[245]", + "HI[412]", + "HI[128]", + "HI[282]", + "HI[3]", + "HI[45]", + "HI[332]", + "HI[165]", + "HI[215]", + "HI[82]", + "HI[252]", + "HI[15]", + "HI[302]", + "HI[135]", + "HI[387]", + "HI[52]", + "HI[172]", + "HI[437]", + "HI[222]", + "HI[105]", + "HI[357]", + "HI[22]", + "HI[142]", + "HI[407]", + "HI[394]", + "HI[277]", + "HI[444]", + "HI[327]", + "HI[112]", + "HI[77]", + "HI[197]", + "HI[364]", + "HI[414]", + "HI[247]", + "HI[284]", + "HI[451]", + "HI[5]", + "HI[47]", + "HI[167]", + "HI[334]", + "HI[217]", + "HI[84]", + "HI[371]", + "HI[254]", + "HI[421]", + "HI[17]", + "HI[304]", + "HI[137]", + "HI[291]", + "HI[389]", + "HI[54]", + "HI[341]", + "HI[174]", + "HI[439]", + "HI[224]", + "HI[91]", + "HI[107]", + "HI[261]", + "HI[359]", + "HI[24]", + "HI[311]", + "HI[409]", + "HI[144]", + "HI[396]", + "HI[61]", + "HI[279]", + "HI[181]", + "HI[446]", + "HI[231]", + "HI[329]", + "HI[114]", + "HI[79]", + "HI[199]", + "HI[366]", + "HI[31]", + "HI[151]", + "HI[249]", + "HI[416]", + "HI[201]", + "HI[453]", + "HI[7]", + "HI[286]", + "HI[49]", + "HI[169]", + "HI[336]", + "HI[219]", + "HI[121]", + "HI[86]", + "HI[373]", + "HI[256]", + "HI[423]", + "HI[19]", + "HI[306]", + "HI[139]", + "HI[293]", + "HI[460]", + "HI[56]", + "HI[176]", + "HI[343]", + "HI[226]", + "HI[93]", + "HI[109]", + "HI[380]", + "HI[263]", + "HI[430]", + "HI[26]", + "HI[313]", + "HI[146]", + "HI[398]", + "HI[63]", + "HI[448]", + "HI[350]", + "HI[183]", + "HI[233]", + "HI[400]", + "HI[116]", + "HI[270]", + "HI[368]", + "HI[33]", + "HI[320]", + "HI[153]", + "HI[418]", + "HI[203]", + "HI[70]", + "HI[190]", + "HI[288]", + "HI[455]", + "HI[9]", + "HI[240]", + "HI[338]", + "HI[123]", + "HI[88]", + "HI[375]", + "HI[40]", + "HI[258]", + "HI[160]", + "HI[425]", + "HI[308]", + "HI[210]" + ] + ] + }, + { + "name": [ + "mgmt_protect_hv", + "mgmt_protect_hv" + ], + "devices": [ + [ + ["sky130_fd_sc_hvl__conb_1", 2], + ["sky130_fd_pr__pfet_g5v0d10v5", 4], + ["sky130_fd_pr__nfet_g5v0d10v5", 8], + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_sc_hvl__conb_1", 2 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 8 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 20, + 20 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vccd", + "vssd", + "vdda2", + "vdda1", + "vssa2", + "vssa1", + "mprj2_vdd_logic1", + "mprj_vdd_logic1" + ], [ + "vccd", + "vssd", + "vdda2", + "vdda1", + "vssa2", + "vssa1", + "mprj2_vdd_logic1", + "mprj_vdd_logic1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__bufbuf_8", + "sky130_fd_sc_hd__bufbuf_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ], [ + "X", + "A", + "VGND", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2b_4", + "sky130_fd_sc_hd__and2b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "VGND", + "A_N", + "X", + "B" + ], [ + "VPWR", + "VPB", + "VNB", + "VGND", + "A_N", + "X", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__dfstp_4", + "sky130_fd_sc_hd__dfstp_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 16], + ["sky130_fd_pr__nfet_01v8", 16 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 16 ], + ["sky130_fd_pr__nfet_01v8", 16 ] + ] + ], + "nets": [ + 24, + 24 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Q", + "D", + "CLK", + "VGND", + "VPB", + "VNB", + "VPWR", + "SET_B" + ], [ + "Q", + "D", + "CLK", + "VGND", + "VPB", + "VNB", + "VPWR", + "SET_B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a211o_1", + "sky130_fd_sc_hd__a211o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A2", + "X", + "A1", + "B1", + "C1", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A2", + "X", + "A1", + "B1", + "C1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o211a_1", + "sky130_fd_sc_hd__o211a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "C1", + "A1", + "B1", + "A2", + "X", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "C1", + "A1", + "B1", + "A2", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o221a_1", + "sky130_fd_sc_hd__o221a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "VGND", + "X", + "B1", + "A1", + "C1", + "B2", + "A2", + "VPWR" + ], [ + "VPB", + "VNB", + "VGND", + "X", + "B1", + "A1", + "C1", + "B2", + "A2", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a221o_1", + "sky130_fd_sc_hd__a221o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "VPB", + "VNB", + "X", + "B1", + "A1", + "C1", + "A2", + "B2" + ], [ + "VGND", + "VPWR", + "VPB", + "VNB", + "X", + "B1", + "A1", + "C1", + "A2", + "B2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2111a_1", + "sky130_fd_sc_hd__o2111a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "D1", + "C1", + "A1", + "A2", + "B1", + "X" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "D1", + "C1", + "A1", + "A2", + "B1", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a22o_1", + "sky130_fd_sc_hd__a22o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "A2", + "A1", + "B1", + "X", + "B2", + "VPWR", + "VGND" + ], [ + "VPB", + "VNB", + "A2", + "A1", + "B1", + "X", + "B2", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4_1", + "sky130_fd_sc_hd__nand4_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPWR", + "VPB", + "A", + "C", + "B", + "D", + "Y" + ], [ + "VGND", + "VNB", + "VPWR", + "VPB", + "A", + "C", + "B", + "D", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3_1", + "sky130_fd_sc_hd__and3_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "A", + "B", + "C", + "X", + "VNB", + "VPWR", + "VPB" + ], [ + "VGND", + "A", + "B", + "C", + "X", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o2bb2a_1", + "sky130_fd_sc_hd__o2bb2a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A1_N", + "A2_N", + "X", + "B1", + "B2", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A1_N", + "A2_N", + "X", + "B1", + "B2", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor2_4", + "sky130_fd_sc_hd__nor2_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "B", + "VPB", + "A", + "VGND", + "VNB", + "VPWR" + ], [ + "Y", + "B", + "VPB", + "A", + "VGND", + "VNB", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor2_8", + "sky130_fd_sc_hd__nor2_8" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 2], + ["sky130_fd_pr__nfet_01v8", 2 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 2 ], + ["sky130_fd_pr__nfet_01v8", 2 ] + ] + ], + "nets": [ + 8, + 8 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "A", + "VPB", + "VGND", + "VNB", + "B", + "VPWR" + ], [ + "Y", + "A", + "VPB", + "VGND", + "VNB", + "B", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4_1", + "sky130_fd_sc_hd__and4_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "D", + "B", + "C", + "A" + ], [ + "VNB", + "VPWR", + "VPB", + "VGND", + "X", + "D", + "B", + "C", + "A" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and3_4", + "sky130_fd_sc_hd__and3_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "VGND", + "A", + "C", + "B", + "VNB", + "VPWR", + "VPB" + ], [ + "X", + "VGND", + "A", + "C", + "B", + "VNB", + "VPWR", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4b_1", + "sky130_fd_sc_hd__and4b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "VPB", + "VNB", + "X", + "D", + "A_N", + "C", + "B" + ], [ + "VGND", + "VPWR", + "VPB", + "VNB", + "X", + "D", + "A_N", + "C", + "B" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a221o_2", + "sky130_fd_sc_hd__a221o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "B1", + "A1", + "C1", + "A2", + "B2", + "VPB", + "VNB", + "VPWR" + ], [ + "VGND", + "X", + "B1", + "A1", + "C1", + "A2", + "B2", + "VPB", + "VNB", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and2b_1", + "sky130_fd_sc_hd__and2b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "B", + "X", + "A_N", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "B", + "X", + "A_N", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o31a_4", + "sky130_fd_sc_hd__o31a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "X", + "A3", + "A1", + "B1", + "A2", + "VPWR" + ], [ + "VGND", + "VPB", + "VNB", + "X", + "A3", + "A1", + "B1", + "A2", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a32o_1", + "sky130_fd_sc_hd__a32o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "B2", + "X", + "B1", + "A2", + "A3", + "A1", + "VPB", + "VNB" + ], [ + "VGND", + "VPWR", + "B2", + "X", + "B1", + "A2", + "A3", + "A1", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4bb_1", + "sky130_fd_sc_hd__and4bb_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "C", + "A_N", + "B_N", + "X", + "D", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "C", + "A_N", + "B_N", + "X", + "D", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a41o_1", + "sky130_fd_sc_hd__a41o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VNB", + "VPB", + "B1", + "A4", + "A3", + "A2", + "A1", + "X" + ], [ + "VPWR", + "VGND", + "VNB", + "VPB", + "B1", + "A4", + "A3", + "A2", + "A1", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2111o_1", + "sky130_fd_sc_hd__a2111o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "VPB", + "D1", + "X", + "A1", + "B1", + "A2", + "C1", + "VGND" + ], [ + "VPWR", + "VNB", + "VPB", + "D1", + "X", + "A1", + "B1", + "A2", + "C1", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2111oi_1", + "sky130_fd_sc_hd__a2111oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VNB", + "VPB", + "C1", + "B1", + "A1", + "D1", + "VPWR", + "A2" + ], [ + "VGND", + "Y", + "VNB", + "VPB", + "C1", + "B1", + "A1", + "D1", + "VPWR", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o41a_1", + "sky130_fd_sc_hd__o41a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VPB", + "VNB", + "A2", + "A3", + "A4", + "B1", + "A1", + "X", + "VGND" + ], [ + "VPWR", + "VPB", + "VNB", + "A2", + "A3", + "A4", + "B1", + "A1", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__mux2_8", + "sky130_fd_sc_hd__mux2_8" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A0", + "A1", + "VNB", + "VPB", + "VGND", + "S", + "VPWR" + ], [ + "X", + "A0", + "A1", + "VNB", + "VPB", + "VGND", + "S", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a311o_1", + "sky130_fd_sc_hd__a311o_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "A1", + "A3", + "B1", + "C1", + "A2", + "X", + "VPB", + "VNB" + ], [ + "VPWR", + "VGND", + "A1", + "A3", + "B1", + "C1", + "A2", + "X", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o32a_1", + "sky130_fd_sc_hd__o32a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "X", + "A1", + "B1", + "A2", + "B2", + "A3", + "VPB", + "VNB" + ], [ + "VGND", + "VPWR", + "X", + "A1", + "B1", + "A2", + "B2", + "A3", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor4_4", + "sky130_fd_sc_hd__nor4_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VGND", + "VNB", + "B", + "C", + "A", + "D", + "VPWR" + ], [ + "Y", + "VPB", + "VGND", + "VNB", + "B", + "C", + "A", + "D", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3_4", + "sky130_fd_sc_hd__nand3_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "Y", + "VNB", + "VPWR", + "VPB", + "A", + "B", + "C" + ], [ + "VGND", + "Y", + "VNB", + "VPWR", + "VPB", + "A", + "B", + "C" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand2b_4", + "sky130_fd_sc_hd__nand2b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 3], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 3 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "Y", + "VPB", + "VNB", + "B", + "VGND", + "A_N" + ], [ + "VPWR", + "Y", + "VPB", + "VNB", + "B", + "VGND", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21boi_1", + "sky130_fd_sc_hd__a21boi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A1", + "A2", + "B1_N", + "VNB", + "VPB", + "VGND", + "Y", + "VPWR" + ], [ + "A1", + "A2", + "B1_N", + "VNB", + "VPB", + "VGND", + "Y", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21a_4", + "sky130_fd_sc_hd__o21a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "A2", + "VGND", + "A1", + "VPB", + "X", + "B1" + ], [ + "VNB", + "VPWR", + "A2", + "VGND", + "A1", + "VPB", + "X", + "B1" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a31oi_1", + "sky130_fd_sc_hd__a31oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPB", + "VNB", + "B1", + "A1", + "VGND", + "A3", + "A2", + "Y", + "VPWR" + ], [ + "VPB", + "VNB", + "B1", + "A1", + "VGND", + "A3", + "A2", + "Y", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4b_1", + "sky130_fd_sc_hd__nand4b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A_N", + "C", + "D", + "B", + "VGND", + "Y", + "VPWR", + "VPB", + "VNB" + ], [ + "A_N", + "C", + "D", + "B", + "VGND", + "Y", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand3b_4", + "sky130_fd_sc_hd__nand3b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "Y", + "VPB", + "B", + "C", + "VGND", + "A_N" + ], [ + "VNB", + "VPWR", + "Y", + "VPB", + "B", + "C", + "VGND", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o21ba_1", + "sky130_fd_sc_hd__o21ba_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "A2", + "B1_N", + "A1", + "X", + "VGND", + "VPWR" + ], [ + "VNB", + "VPB", + "A2", + "B1_N", + "A1", + "X", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor4_2", + "sky130_fd_sc_hd__nor4_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 4], + ["sky130_fd_pr__nfet_01v8", 4 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 4 ], + ["sky130_fd_pr__nfet_01v8", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "Y", + "VGND", + "VNB", + "VPB", + "A", + "C", + "B", + "D" + ], [ + "VPWR", + "Y", + "VGND", + "VNB", + "VPB", + "A", + "C", + "B", + "D" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o311a_1", + "sky130_fd_sc_hd__o311a_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VGND", + "VPWR", + "B1", + "A1", + "C1", + "A2", + "X", + "A3" + ], [ + "VNB", + "VPB", + "VGND", + "VPWR", + "B1", + "A1", + "C1", + "A2", + "X", + "A3" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2111o_2", + "sky130_fd_sc_hd__a2111o_2" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "A1", + "X", + "A2", + "D1", + "C1", + "B1", + "VPWR" + ], [ + "VGND", + "VNB", + "VPB", + "A1", + "X", + "A2", + "D1", + "C1", + "B1", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nand4b_4", + "sky130_fd_sc_hd__nand4b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 13, + 13 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPWR", + "Y", + "VPB", + "VGND", + "D", + "B", + "C", + "A_N" + ], [ + "VNB", + "VPWR", + "Y", + "VPB", + "VGND", + "D", + "B", + "C", + "A_N" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a311oi_2", + "sky130_fd_sc_hd__a311oi_2" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A2", + "A1", + "C1", + "B1", + "A3", + "Y" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "A2", + "A1", + "C1", + "B1", + "A3", + "Y" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__xor2_1", + "sky130_fd_sc_hd__xor2_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "VGND", + "B", + "VNB", + "VPB", + "X", + "VPWR" + ], [ + "A", + "VGND", + "B", + "VNB", + "VPB", + "X", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__o221a_4", + "sky130_fd_sc_hd__o221a_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VNB", + "VPB", + "VPWR", + "X", + "B2", + "A2", + "A1", + "B1", + "C1", + "VGND" + ], [ + "VNB", + "VPB", + "VPWR", + "X", + "B2", + "A2", + "A1", + "B1", + "C1", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a211o_4", + "sky130_fd_sc_hd__a211o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 7], + ["sky130_fd_pr__nfet_01v8", 7 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 7 ], + ["sky130_fd_pr__nfet_01v8", 7 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPB", + "VNB", + "C1", + "A2", + "VPWR", + "A1", + "B1", + "X" + ], [ + "VGND", + "VPB", + "VNB", + "C1", + "A2", + "VPWR", + "A1", + "B1", + "X" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21bo_1", + "sky130_fd_sc_hd__a21bo_1" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 5], + ["sky130_fd_pr__nfet_01v8", 5 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 5 ], + ["sky130_fd_pr__nfet_01v8", 5 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "X", + "A2", + "A1", + "B1_N", + "VPB", + "VNB", + "VPWR", + "VGND" + ], [ + "X", + "A2", + "A1", + "B1_N", + "VPB", + "VNB", + "VPWR", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a221o_4", + "sky130_fd_sc_hd__a221o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VNB", + "VPB", + "C1", + "B2", + "A2", + "A1", + "B1", + "X", + "VGND" + ], [ + "VPWR", + "VNB", + "VPB", + "C1", + "B2", + "A2", + "A1", + "B1", + "X", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__and4b_4", + "sky130_fd_sc_hd__and4b_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "X", + "D", + "A_N", + "C", + "B", + "VPWR", + "VPB", + "VNB" + ], [ + "VGND", + "X", + "D", + "A_N", + "C", + "B", + "VPWR", + "VPB", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3b_1", + "sky130_fd_sc_hd__nor3b_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 11, + 11 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "C_N", + "A", + "B", + "Y", + "VGND", + "VNB", + "VPB" + ], [ + "VPWR", + "C_N", + "A", + "B", + "Y", + "VGND", + "VNB", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__nor3_4", + "sky130_fd_sc_hd__nor3_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPB", + "VGND", + "VNB", + "B", + "A", + "C", + "VPWR" + ], [ + "Y", + "VPB", + "VGND", + "VNB", + "B", + "A", + "C", + "VPWR" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21oi_4", + "sky130_fd_sc_hd__a21oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 3 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 3 ] + ] + ], + "nets": [ + 10, + 10 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A2", + "VGND", + "B1", + "VPWR", + "A1", + "VNB", + "Y", + "VPB" + ], [ + "A2", + "VGND", + "B1", + "VPWR", + "A1", + "VNB", + "Y", + "VPB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a21o_4", + "sky130_fd_sc_hd__a21o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 6], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 6 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "A2", + "A1", + "VNB", + "X", + "B1", + "VPB", + "VGND" + ], [ + "VPWR", + "A2", + "A1", + "VNB", + "X", + "B1", + "VPB", + "VGND" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a31oi_4", + "sky130_fd_sc_hd__a31oi_4" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 4 ] + ] + ], + "nets": [ + 12, + 12 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "Y", + "VPWR", + "VPB", + "VNB", + "B1", + "A1", + "VGND", + "A3", + "A2" + ], [ + "Y", + "VPWR", + "VPB", + "VNB", + "B1", + "A1", + "VGND", + "A3", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a2111o_4", + "sky130_fd_sc_hd__a2111o_4" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 6], + ["sky130_fd_pr__nfet_01v8", 6 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 6 ], + ["sky130_fd_pr__nfet_01v8", 6 ] + ] + ], + "nets": [ + 15, + 15 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VPWR", + "VGND", + "VPB", + "VNB", + "B1", + "A1", + "X", + "D1", + "C1", + "A2" + ], [ + "VPWR", + "VGND", + "VPB", + "VNB", + "B1", + "A1", + "X", + "D1", + "C1", + "A2" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__inv_6", + "sky130_fd_sc_hd__inv_6" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 1], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 1 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 6, + 6 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "A", + "Y", + "VPWR", + "VPB", + "VGND", + "VNB" + ], [ + "A", + "Y", + "VPWR", + "VPB", + "VGND", + "VNB" + ] + ] + }, + { + "name": [ + "sky130_fd_sc_hd__a221oi_1", + "sky130_fd_sc_hd__a221oi_1" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_01v8", 5], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ], [ + ["sky130_fd_pr__nfet_01v8", 5 ], + ["sky130_fd_pr__pfet_01v8_hvt", 5 ] + ] + ], + "nets": [ + 14, + 14 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VNB", + "VPB", + "Y", + "B2", + "A2", + "VPWR", + "A1", + "B1", + "C1" + ], [ + "VGND", + "VNB", + "VPB", + "Y", + "B2", + "A2", + "VPWR", + "A1", + "B1", + "C1" + ] + ] + }, + { + "name": [ + "gpio_control_block", + "gpio_control_block" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__nand2b_2", 14], + ["sky130_fd_sc_hd__dfrtp_4", 13], + ["sky130_fd_sc_hd__dfbbn_2", 13], + ["sky130_fd_sc_hd__inv_2", 14], + ["sky130_fd_sc_hd__buf_16", 19], + ["sky130_fd_sc_hd__mux2_4", 1], + ["sky130_fd_sc_hd__clkbuf_16", 8], + ["sky130_fd_sc_hd__and2_0", 1], + ["sky130_fd_sc_hd__dlygate4sd3_1", 13], + ["sky130_fd_sc_hd__diode_2", 23], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__conb_1", 1], + ["sky130_fd_sc_hd__buf_2", 16], + ["sky130_fd_sc_hd__or2_0", 13], + ["sky130_fd_sc_hd__macro_sparecell", 1], + ["gpio_logic_high", 1], + ["sky130_fd_sc_hd__and2_2", 1], + ["sky130_fd_sc_hd__o21ai_4", 1], + ["sky130_fd_sc_hd__o21ai_2", 1], + ["sky130_fd_sc_hd__and2b_2", 1], + ["sky130_fd_sc_hd__and3b_2", 1], + ["sky130_fd_sc_hd__dfrtp_2", 1 ] + ], [ + ["sky130_fd_sc_hd__nand2b_2", 14 ], + ["sky130_fd_sc_hd__dfrtp_4", 13 ], + ["sky130_fd_sc_hd__dfbbn_2", 13 ], + ["sky130_fd_sc_hd__inv_2", 14 ], + ["sky130_fd_sc_hd__buf_16", 19 ], + ["sky130_fd_sc_hd__mux2_4", 1 ], + ["sky130_fd_sc_hd__clkbuf_16", 8 ], + ["sky130_fd_sc_hd__and2_0", 1 ], + ["sky130_fd_sc_hd__dlygate4sd3_1", 13 ], + ["sky130_fd_sc_hd__diode_2", 23 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__conb_1", 1 ], + ["sky130_fd_sc_hd__buf_2", 16 ], + ["sky130_fd_sc_hd__or2_0", 13 ], + ["sky130_fd_sc_hd__macro_sparecell", 1 ], + ["gpio_logic_high", 1 ], + ["sky130_fd_sc_hd__and2_2", 1 ], + ["sky130_fd_sc_hd__o21ai_4", 1 ], + ["sky130_fd_sc_hd__o21ai_2", 1 ], + ["sky130_fd_sc_hd__and2b_2", 1 ], + ["sky130_fd_sc_hd__and3b_2", 1 ], + ["sky130_fd_sc_hd__dfrtp_2", 1 ] + ] + ], + "nets": [ + 174, + 174 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vccd1", + "vssd1", + "pad_gpio_dm[2]", + "pad_gpio_dm[1]", + "serial_clock_out", + "serial_load_out", + "mgmt_gpio_in", + "zero", + "one", + "pad_gpio_outenb", + "pad_gpio_out", + "user_gpio_in", + "serial_data_out", + "pad_gpio_dm[0]", + "resetn_out", + "pad_gpio_holdover", + "pad_gpio_slow_sel", + "pad_gpio_vtrip_sel", + "pad_gpio_inenb", + "pad_gpio_ib_mode_sel", + "pad_gpio_ana_sel", + "pad_gpio_ana_pol", + "pad_gpio_ana_en", + "gpio_defaults[1]", + "gpio_defaults[10]", + "gpio_defaults[12]", + "gpio_defaults[11]", + "gpio_defaults[0]", + "gpio_defaults[7]", + "gpio_defaults[2]", + "gpio_defaults[3]", + "gpio_defaults[6]", + "gpio_defaults[5]", + "gpio_defaults[4]", + "gpio_defaults[8]", + "gpio_defaults[9]", + "vssd", + "vccd", + "user_gpio_oeb", + "user_gpio_out", + "serial_clock", + "serial_load", + "pad_gpio_in", + "mgmt_gpio_oeb", + "serial_data_in", + "mgmt_gpio_out", + "resetn" + ], [ + "vccd1", + "vssd1", + "pad_gpio_dm[2]", + "pad_gpio_dm[1]", + "serial_clock_out", + "serial_load_out", + "mgmt_gpio_in", + "zero", + "one", + "pad_gpio_outenb", + "pad_gpio_out", + "user_gpio_in", + "serial_data_out", + "pad_gpio_dm[0]", + "resetn_out", + "pad_gpio_holdover", + "pad_gpio_slow_sel", + "pad_gpio_vtrip_sel", + "pad_gpio_inenb", + "pad_gpio_ib_mode_sel", + "pad_gpio_ana_sel", + "pad_gpio_ana_pol", + "pad_gpio_ana_en", + "gpio_defaults[1]", + "gpio_defaults[10]", + "gpio_defaults[12]", + "gpio_defaults[11]", + "gpio_defaults[0]", + "gpio_defaults[7]", + "gpio_defaults[2]", + "gpio_defaults[3]", + "gpio_defaults[6]", + "gpio_defaults[5]", + "gpio_defaults[4]", + "gpio_defaults[8]", + "gpio_defaults[9]", + "vssd", + "vccd", + "user_gpio_oeb", + "user_gpio_out", + "serial_clock", + "serial_load", + "pad_gpio_in", + "mgmt_gpio_oeb", + "serial_data_in", + "mgmt_gpio_out", + "resetn" + ] + ] + }, + { + "name": [ + "gpio_defaults_block_0403", + "gpio_defaults_block_0403" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 13], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_6", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 13 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ] + ] + ], + "nets": [ + 28, + 28 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "gpio_defaults[1]", + "gpio_defaults[10]", + "gpio_defaults[0]", + "gpio_defaults[11]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[12]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ], [ + "VGND", + "VPWR", + "gpio_defaults[1]", + "gpio_defaults[10]", + "gpio_defaults[0]", + "gpio_defaults[11]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[12]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ] + ] + }, + { + "name": [ + "digital_pll", + "digital_pll" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__nor2_2", 42], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__a211o_2", 3], + ["sky130_fd_sc_hd__xnor2_2", 11], + ["sky130_fd_sc_hd__clkinv_1", 13], + ["sky130_fd_sc_hd__buf_2", 32], + ["sky130_fd_sc_hd__o21ai_2", 6], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__o21a_2", 5], + ["sky130_fd_sc_hd__einvp_2", 26], + ["sky130_fd_sc_hd__diode_2", 37], + ["sky130_fd_sc_hd__einvn_8", 13], + ["sky130_fd_sc_hd__mux2_2", 11], + ["sky130_fd_sc_hd__inv_2", 13], + ["sky130_fd_sc_hd__o2111a_2", 2], + ["sky130_fd_sc_hd__nand2_2", 20], + ["sky130_fd_sc_hd__a21o_2", 14], + ["sky130_fd_sc_hd__einvn_4", 13], + ["sky130_fd_sc_hd__o31a_2", 4], + ["sky130_fd_sc_hd__o211a_2", 7], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__and2_2", 14], + ["sky130_fd_sc_hd__clkbuf_2", 12], + ["sky130_fd_sc_hd__and3b_2", 2], + ["sky130_fd_sc_hd__o22a_2", 4], + ["sky130_fd_sc_hd__nand3b_2", 2], + ["sky130_fd_sc_hd__clkbuf_1", 13], + ["sky130_fd_sc_hd__nand4b_2", 1], + ["sky130_fd_sc_hd__nand3_2", 3], + ["sky130_fd_sc_hd__a22o_2", 7], + ["sky130_fd_sc_hd__xor2_2", 4], + ["sky130_fd_sc_hd__nand2b_2", 7], + ["sky130_fd_sc_hd__a21boi_2", 1], + ["sky130_fd_sc_hd__a32o_2", 6], + ["sky130_fd_sc_hd__dfrtp_2", 23], + ["sky130_fd_sc_hd__o2bb2a_2", 1], + ["sky130_fd_sc_hd__einvp_1", 1], + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__a21oi_2", 5], + ["sky130_fd_sc_hd__and4b_2", 2], + ["sky130_fd_sc_hd__o221a_2", 1], + ["sky130_fd_sc_hd__and3_2", 6], + ["sky130_fd_sc_hd__and2b_2", 1], + ["sky130_fd_sc_hd__o21ba_2", 1], + ["sky130_fd_sc_hd__o32a_2", 1], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__clkbuf_16", 2], + ["sky130_fd_sc_hd__a31o_2", 1], + ["sky130_fd_sc_hd__clkinv_2", 2], + ["sky130_fd_sc_hd__clkinv_8", 2], + ["sky130_fd_sc_hd__conb_1", 1], + ["sky130_fd_sc_hd__or2_2", 1], + ["sky130_fd_sc_hd__nand4_2", 1 ] + ], [ + ["sky130_fd_sc_hd__nor2_2", 42 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__a211o_2", 3 ], + ["sky130_fd_sc_hd__xnor2_2", 11 ], + ["sky130_fd_sc_hd__clkinv_1", 13 ], + ["sky130_fd_sc_hd__buf_2", 32 ], + ["sky130_fd_sc_hd__o21ai_2", 6 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__o21a_2", 5 ], + ["sky130_fd_sc_hd__einvp_2", 26 ], + ["sky130_fd_sc_hd__diode_2", 37 ], + ["sky130_fd_sc_hd__einvn_8", 13 ], + ["sky130_fd_sc_hd__mux2_2", 11 ], + ["sky130_fd_sc_hd__inv_2", 13 ], + ["sky130_fd_sc_hd__o2111a_2", 2 ], + ["sky130_fd_sc_hd__nand2_2", 20 ], + ["sky130_fd_sc_hd__a21o_2", 14 ], + ["sky130_fd_sc_hd__einvn_4", 13 ], + ["sky130_fd_sc_hd__o31a_2", 4 ], + ["sky130_fd_sc_hd__o211a_2", 7 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__and2_2", 14 ], + ["sky130_fd_sc_hd__clkbuf_2", 12 ], + ["sky130_fd_sc_hd__and3b_2", 2 ], + ["sky130_fd_sc_hd__o22a_2", 4 ], + ["sky130_fd_sc_hd__nand3b_2", 2 ], + ["sky130_fd_sc_hd__clkbuf_1", 13 ], + ["sky130_fd_sc_hd__nand4b_2", 1 ], + ["sky130_fd_sc_hd__nand3_2", 3 ], + ["sky130_fd_sc_hd__a22o_2", 7 ], + ["sky130_fd_sc_hd__xor2_2", 4 ], + ["sky130_fd_sc_hd__nand2b_2", 7 ], + ["sky130_fd_sc_hd__a21boi_2", 1 ], + ["sky130_fd_sc_hd__a32o_2", 6 ], + ["sky130_fd_sc_hd__dfrtp_2", 23 ], + ["sky130_fd_sc_hd__o2bb2a_2", 1 ], + ["sky130_fd_sc_hd__einvp_1", 1 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__a21oi_2", 5 ], + ["sky130_fd_sc_hd__and4b_2", 2 ], + ["sky130_fd_sc_hd__o221a_2", 1 ], + ["sky130_fd_sc_hd__and3_2", 6 ], + ["sky130_fd_sc_hd__and2b_2", 1 ], + ["sky130_fd_sc_hd__o21ba_2", 1 ], + ["sky130_fd_sc_hd__o32a_2", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__clkbuf_16", 2 ], + ["sky130_fd_sc_hd__a31o_2", 1 ], + ["sky130_fd_sc_hd__clkinv_2", 2 ], + ["sky130_fd_sc_hd__clkinv_8", 2 ], + ["sky130_fd_sc_hd__conb_1", 1 ], + ["sky130_fd_sc_hd__or2_2", 1 ], + ["sky130_fd_sc_hd__nand4_2", 1 ] + ] + ], + "nets": [ + 374, + 374 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "clockp[0]", + "clockp[1]", + "div[3]", + "div[1]", + "div[0]", + "div[4]", + "VGND", + "VPWR", + "dco", + "div[2]", + "ext_trim[0]", + "ext_trim[1]", + "ext_trim[2]", + "ext_trim[3]", + "ext_trim[5]", + "ext_trim[4]", + "ext_trim[6]", + "ext_trim[8]", + "ext_trim[10]", + "ext_trim[11]", + "ext_trim[7]", + "ext_trim[12]", + "ext_trim[14]", + "ext_trim[9]", + "ext_trim[15]", + "ext_trim[17]", + "ext_trim[18]", + "ext_trim[19]", + "ext_trim[20]", + "ext_trim[21]", + "ext_trim[13]", + "ext_trim[22]", + "ext_trim[16]", + "ext_trim[23]", + "ext_trim[24]", + "ext_trim[25]", + "enable", + "resetb", + "osc" + ], [ + "clockp[0]", + "clockp[1]", + "div[3]", + "div[1]", + "div[0]", + "div[4]", + "VGND", + "VPWR", + "dco", + "div[2]", + "ext_trim[0]", + "ext_trim[1]", + "ext_trim[2]", + "ext_trim[3]", + "ext_trim[5]", + "ext_trim[4]", + "ext_trim[6]", + "ext_trim[8]", + "ext_trim[10]", + "ext_trim[11]", + "ext_trim[7]", + "ext_trim[12]", + "ext_trim[14]", + "ext_trim[9]", + "ext_trim[15]", + "ext_trim[17]", + "ext_trim[18]", + "ext_trim[19]", + "ext_trim[20]", + "ext_trim[21]", + "ext_trim[13]", + "ext_trim[22]", + "ext_trim[16]", + "ext_trim[23]", + "ext_trim[24]", + "ext_trim[25]", + "enable", + "resetb", + "osc" + ] + ] + }, + { + "name": [ + "chip_io", + "chip_io" + ], + "devices": [ + [ + ["sky130_fd_pr__nfet_05v0_nvt", 1500], + ["sky130_fd_pr__pfet_g5v0d10v5", 13220], + ["sky130_fd_pr__nfet_01v8_lvt", 1496], + ["sky130_fd_pr__nfet_g5v0d10v5", 17287], + ["sky130_fd_pr__pfet_01v8_hvt", 1276], + ["sky130_fd_pr__nfet_01v8", 1620], + ["sky130_fd_io__com_cclat", 44], + ["sky130_fd_io__gpiov2_octl_mux", 44], + ["sky130_fd_pr__res_generic_m1", 3188], + ["sky130_fd_pr__res_generic_po", 659], + ["sky130_fd_pr__res_generic_m2", 1524], + ["sky130_fd_io__res250only_small", 91], + ["sky130_fd_io__res75only_small", 792], + ["sky130_fd_io__inv_1", 661], + ["sky130_fd_io__nor2_1", 176], + ["sky130_fd_io__nand2_1", 176], + ["sky130_fd_io__gpiov2_ipath_hvls", 44], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 44], + ["sky130_fd_pr__pfet_01v8", 408], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 92], + ["sky130_fd_pr__res_generic_m3", 52], + ["sky130_fd_pr__res_generic_m4", 44], + ["sky130_fd_pr__res_generic_m5", 18], + ["sky130_fd_pr__diode_pd2nw_05v5", 6], + ["constant_block", 7], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_pr__res_generic_nd", 68 ] + ], [ + ["sky130_fd_pr__nfet_05v0_nvt", 1500 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 13220 ], + ["sky130_fd_pr__nfet_01v8_lvt", 1496 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 17287 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1276 ], + ["sky130_fd_pr__nfet_01v8", 1620 ], + ["sky130_fd_io__com_cclat", 44 ], + ["sky130_fd_io__gpiov2_octl_mux", 44 ], + ["sky130_fd_pr__res_generic_m1", 3188 ], + ["sky130_fd_pr__res_generic_po", 659 ], + ["sky130_fd_pr__res_generic_m2", 1524 ], + ["sky130_fd_io__res250only_small", 91 ], + ["sky130_fd_io__res75only_small", 792 ], + ["sky130_fd_io__inv_1", 661 ], + ["sky130_fd_io__nor2_1", 176 ], + ["sky130_fd_io__nand2_1", 176 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 44 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 44 ], + ["sky130_fd_pr__pfet_01v8", 408 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 92 ], + ["sky130_fd_pr__res_generic_m3", 52 ], + ["sky130_fd_pr__res_generic_m4", 44 ], + ["sky130_fd_pr__res_generic_m5", 18 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 6 ], + ["constant_block", 7 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_pr__res_generic_nd", 68 ] + ] + ], + "nets": [ + 25654, + 25654 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vssd2", + "vssd1", + "resetb", + "vccd2", + "vccd1", + "vssa1", + "vdda1", + "xres_vss_loop", + "vssa2", + "vdda2", + "flash_io0_oeb_core", + "flash_io1_oeb_core", + "gpio_mode1_core", + "mprj_io_one[13]", + "mprj_io_one[9]", + "mprj_io_one[15]", + "mprj_io_one[0]", + "mprj_io_one[17]", + "mprj_io_one[2]", + "mprj_io_one[4]", + "mprj_io_one[10]", + "mprj_io_one[6]", + "mprj_io_one[12]", + "mprj_io_one[8]", + "mprj_io_one[14]", + "mprj_io_one[16]", + "mprj_io_one[1]", + "mprj_io_one[18]", + "mprj_io_one[3]", + "mprj_io_one[5]", + "mprj_io_one[11]", + "mprj_io_one[7]", + "mprj_io_one[28]", + "mprj_io_one[19]", + "mprj_io_one[29]", + "mprj_io_one[21]", + "mprj_io_one[31]", + "mprj_io_one[23]", + "mprj_io_one[33]", + "mprj_io_one[25]", + "mprj_io_one[35]", + "mprj_io_one[27]", + "mprj_io_one[37]", + "mprj_io_one[20]", + "mprj_io_one[30]", + "mprj_io_one[22]", + "mprj_io_one[32]", + "mprj_io_one[24]", + "mprj_io_one[34]", + "mprj_io_one[26]", + "mprj_io_one[36]", + "mprj_io_analog_en[13]", + "mprj_io_analog_en[9]", + "mprj_io_analog_en[15]", + "mprj_io_analog_en[0]", + "mprj_io_analog_en[17]", + "mprj_io_analog_en[2]", + "mprj_io_analog_en[4]", + "mprj_io_analog_en[10]", + "mprj_io_analog_en[6]", + "mprj_io_analog_en[12]", + "mprj_io_analog_en[8]", + "mprj_io_analog_en[14]", + "mprj_io_analog_en[16]", + "mprj_io_analog_en[1]", + "mprj_io_analog_en[18]", + "mprj_io_analog_en[3]", + "mprj_io_analog_en[5]", + "mprj_io_analog_en[11]", + "mprj_io_analog_en[7]", + "mprj_io_analog_en[28]", + "mprj_io_analog_en[19]", + "mprj_io_analog_en[29]", + "mprj_io_analog_en[21]", + "mprj_io_analog_en[31]", + "mprj_io_analog_en[23]", + "mprj_io_analog_en[33]", + "mprj_io_analog_en[25]", + "mprj_io_analog_en[35]", + "mprj_io_analog_en[27]", + "mprj_io_analog_en[37]", + "mprj_io_analog_en[20]", + "mprj_io_analog_en[30]", + "mprj_io_analog_en[22]", + "mprj_io_analog_en[32]", + "mprj_io_analog_en[24]", + "mprj_io_analog_en[34]", + "mprj_io_analog_en[26]", + "mprj_io_analog_en[36]", + "flash_clk_core", + "flash_csb_core", + "flash_io0_do_core", + "flash_io1_do_core", + "gpio_out_core", + "mprj_io_out[13]", + "mprj_io_out[9]", + "mprj_io_out[15]", + "mprj_io_out[0]", + "mprj_io_out[17]", + "mprj_io_out[2]", + "mprj_io_out[4]", + "mprj_io_out[10]", + "mprj_io_out[6]", + "mprj_io_out[12]", + "mprj_io_out[8]", + "mprj_io_out[14]", + "mprj_io_out[16]", + "mprj_io_out[1]", + "mprj_io_out[18]", + "mprj_io_out[3]", + "mprj_io_out[5]", + "mprj_io_out[11]", + "mprj_io_out[7]", + "mprj_io_out[28]", + "mprj_io_out[19]", + "mprj_io_out[29]", + "mprj_io_out[21]", + "mprj_io_out[31]", + "mprj_io_out[23]", + "mprj_io_out[33]", + "mprj_io_out[25]", + "mprj_io_out[35]", + "mprj_io_out[27]", + "mprj_io_out[37]", + "mprj_io_out[20]", + "mprj_io_out[30]", + "mprj_io_out[22]", + "mprj_io_out[32]", + "mprj_io_out[24]", + "mprj_io_out[34]", + "mprj_io_out[26]", + "mprj_io_out[36]", + "vccd", + "vssd", + "vssio", + "w_186552_23367#", + "w_349952_23367#", + "w_295152_23367#", + "w_404752_23367#", + "w_459552_23367#", + "w_514352_23367#", + "w_186552_21253#", + "w_349952_21253#", + "w_295152_21253#", + "w_404752_21253#", + "w_459552_21253#", + "w_514352_21253#", + "w_692355_100152#", + "w_692355_683352#", + "w_692355_728352#", + "w_692355_773352#", + "w_692355_862552#", + "w_692355_951752#", + "w_638765_1012355#", + "w_536965_1012355#", + "w_485565_1012355#", + "w_396565_1012355#", + "w_692355_145352#", + "w_692355_190352#", + "w_692355_235552#", + "w_692355_280552#", + "w_692355_325552#", + "w_692355_370752#", + "w_692355_547952#", + "w_692355_593152#", + "w_692355_638152#", + "w_694469_100152#", + "w_694469_683352#", + "w_694469_728352#", + "w_694469_773352#", + "w_694469_862552#", + "w_694469_951752#", + "w_638765_1014469#", + "w_536965_1014469#", + "w_485565_1014469#", + "w_396565_1014469#", + "w_694469_145352#", + "w_694469_190352#", + "w_694469_235552#", + "w_694469_280552#", + "w_694469_325552#", + "w_694469_370752#", + "w_694469_547952#", + "w_694469_593152#", + "w_694469_638152#", + "w_294765_1012355#", + "w_23367_624365#", + "w_23367_581165#", + "w_23367_537965#", + "w_23367_410365#", + "w_23367_367165#", + "w_23367_323965#", + "w_23367_280765#", + "w_23367_237565#", + "w_23367_194365#", + "w_243165_1012355#", + "w_191765_1012355#", + "w_140365_1012355#", + "w_88965_1012355#", + "w_23367_966965#", + "w_23367_797165#", + "w_23367_753965#", + "w_23367_710765#", + "w_23367_667565#", + "w_294765_1014469#", + "w_21253_624365#", + "w_21253_581165#", + "w_21253_537965#", + "w_21253_410365#", + "w_21253_367165#", + "w_21253_323965#", + "w_21253_280765#", + "w_21253_237565#", + "w_21253_194365#", + "w_243165_1014469#", + "w_191765_1014469#", + "w_140365_1014469#", + "w_88965_1014469#", + "w_21253_966965#", + "w_21253_797165#", + "w_21253_753965#", + "w_21253_710765#", + "w_21253_667565#", + "flash_clk", + "flash_csb", + "clock", + "flash_io0", + "flash_io1", + "gpio", + "mprj_io[13]", + "mprj_io[9]", + "mprj_io[15]", + "mprj_io[0]", + "mprj_io[17]", + "mprj_io[2]", + "mprj_io[4]", + "mprj_io[10]", + "mprj_io[6]", + "mprj_io[12]", + "mprj_io[8]", + "mprj_io[14]", + "mprj_io[16]", + "mprj_io[1]", + "mprj_io[18]", + "mprj_io[3]", + "mprj_io[5]", + "mprj_io[11]", + "mprj_io[7]", + "mprj_io[28]", + "mprj_io[19]", + "mprj_io[29]", + "mprj_io[21]", + "mprj_io[31]", + "mprj_io[23]", + "mprj_io[33]", + "mprj_io[25]", + "mprj_io[35]", + "mprj_io[27]", + "mprj_io[37]", + "mprj_io[20]", + "mprj_io[30]", + "mprj_io[22]", + "mprj_io[32]", + "mprj_io[24]", + "mprj_io[34]", + "mprj_io[26]", + "mprj_io[36]", + "gpio_pad/VSSIO_Q", + "vssa", + "vddio", + "vdda", + "vccd_pad", + "vdda_pad", + "vddio_pad2", + "vddio_pad", + "vssa_pad", + "vssd_pad", + "vssio_pad", + "vssio_pad2", + "mprj_analog_io[6]", + "mprj_analog_io[2]", + "mprj_analog_io[8]", + "mprj_analog_io[10]", + "mprj_analog_io[3]", + "mprj_analog_io[5]", + "mprj_analog_io[1]", + "mprj_analog_io[7]", + "mprj_analog_io[9]", + "mprj_analog_io[11]", + "mprj_analog_io[4]", + "mprj_analog_io[0]", + "mprj_analog_io[21]", + "mprj_analog_io[12]", + "mprj_analog_io[22]", + "mprj_analog_io[14]", + "mprj_analog_io[24]", + "mprj_analog_io[16]", + "mprj_analog_io[26]", + "mprj_analog_io[18]", + "mprj_analog_io[28]", + "mprj_analog_io[20]", + "mprj_analog_io[13]", + "mprj_analog_io[23]", + "mprj_analog_io[15]", + "mprj_analog_io[25]", + "mprj_analog_io[17]", + "mprj_analog_io[27]", + "mprj_analog_io[19]", + "mprj_io_analog_sel[13]", + "mprj_io_analog_sel[9]", + "mprj_io_analog_sel[15]", + "mprj_io_analog_sel[0]", + "mprj_io_analog_sel[17]", + "mprj_io_analog_sel[2]", + "mprj_io_analog_sel[4]", + "mprj_io_analog_sel[10]", + "mprj_io_analog_sel[6]", + "mprj_io_analog_sel[12]", + "mprj_io_analog_sel[8]", + "mprj_io_analog_sel[14]", + "mprj_io_analog_sel[16]", + "mprj_io_analog_sel[1]", + "mprj_io_analog_sel[18]", + "mprj_io_analog_sel[3]", + "mprj_io_analog_sel[5]", + "mprj_io_analog_sel[11]", + "mprj_io_analog_sel[7]", + "mprj_io_analog_sel[28]", + "mprj_io_analog_sel[19]", + "mprj_io_analog_sel[29]", + "mprj_io_analog_sel[21]", + "mprj_io_analog_sel[31]", + "mprj_io_analog_sel[23]", + "mprj_io_analog_sel[33]", + "mprj_io_analog_sel[25]", + "mprj_io_analog_sel[35]", + "mprj_io_analog_sel[27]", + "mprj_io_analog_sel[37]", + "mprj_io_analog_sel[20]", + "mprj_io_analog_sel[30]", + "mprj_io_analog_sel[22]", + "mprj_io_analog_sel[32]", + "mprj_io_analog_sel[24]", + "mprj_io_analog_sel[34]", + "mprj_io_analog_sel[26]", + "mprj_io_analog_sel[36]", + "mprj_io_analog_pol[13]", + "mprj_io_analog_pol[9]", + "mprj_io_analog_pol[15]", + "mprj_io_analog_pol[0]", + "mprj_io_analog_pol[17]", + "mprj_io_analog_pol[2]", + "mprj_io_analog_pol[4]", + "mprj_io_analog_pol[10]", + "mprj_io_analog_pol[6]", + "mprj_io_analog_pol[12]", + "mprj_io_analog_pol[8]", + "mprj_io_analog_pol[14]", + "mprj_io_analog_pol[16]", + "mprj_io_analog_pol[1]", + "mprj_io_analog_pol[18]", + "mprj_io_analog_pol[3]", + "mprj_io_analog_pol[5]", + "mprj_io_analog_pol[11]", + "mprj_io_analog_pol[7]", + "mprj_io_analog_pol[28]", + "mprj_io_analog_pol[19]", + "mprj_io_analog_pol[29]", + "mprj_io_analog_pol[21]", + "mprj_io_analog_pol[31]", + "mprj_io_analog_pol[23]", + "mprj_io_analog_pol[33]", + "mprj_io_analog_pol[25]", + "mprj_io_analog_pol[35]", + "mprj_io_analog_pol[27]", + "mprj_io_analog_pol[37]", + "mprj_io_analog_pol[20]", + "mprj_io_analog_pol[30]", + "mprj_io_analog_pol[22]", + "mprj_io_analog_pol[32]", + "mprj_io_analog_pol[24]", + "mprj_io_analog_pol[34]", + "mprj_io_analog_pol[26]", + "mprj_io_analog_pol[36]", + "vdda1_pad2", + "vdda1_pad", + "vssa1_pad", + "vssa1_pad2", + "vccd1_pad", + "vccd2_pad", + "vdda2_pad", + "vssa2_pad", + "vssd2_pad", + "vssd1_pad", + "flash_io0_di_core", + "flash_io1_di_core", + "gpio_in_core", + "mprj_io_in[13]", + "mprj_io_in[9]", + "mprj_io_in[15]", + "mprj_io_in[0]", + "mprj_io_in[17]", + "mprj_io_in[2]", + "mprj_io_in[4]", + "mprj_io_in[10]", + "mprj_io_in[6]", + "mprj_io_in[12]", + "mprj_io_in[8]", + "mprj_io_in[14]", + "mprj_io_in[16]", + "mprj_io_in[1]", + "mprj_io_in[18]", + "mprj_io_in[3]", + "mprj_io_in[5]", + "mprj_io_in[11]", + "mprj_io_in[7]", + "mprj_io_in[28]", + "mprj_io_in[19]", + "mprj_io_in[29]", + "mprj_io_in[21]", + "mprj_io_in[31]", + "mprj_io_in[23]", + "mprj_io_in[33]", + "mprj_io_in[25]", + "mprj_io_in[35]", + "mprj_io_in[27]", + "mprj_io_in[37]", + "mprj_io_in[20]", + "mprj_io_in[30]", + "mprj_io_in[22]", + "mprj_io_in[32]", + "mprj_io_in[24]", + "mprj_io_in[34]", + "mprj_io_in[26]", + "mprj_io_in[36]", + "clock_core", + "flash_clk_oeb_core", + "flash_csb_oeb_core", + "gpio_outenb_core", + "mprj_io_oeb[13]", + "mprj_io_oeb[9]", + "mprj_io_oeb[15]", + "mprj_io_oeb[0]", + "mprj_io_oeb[17]", + "mprj_io_oeb[2]", + "mprj_io_oeb[4]", + "mprj_io_oeb[10]", + "mprj_io_oeb[6]", + "mprj_io_oeb[12]", + "mprj_io_oeb[8]", + "mprj_io_oeb[14]", + "mprj_io_oeb[16]", + "mprj_io_oeb[1]", + "mprj_io_oeb[18]", + "mprj_io_oeb[3]", + "mprj_io_oeb[5]", + "mprj_io_oeb[11]", + "mprj_io_oeb[7]", + "mprj_io_oeb[28]", + "mprj_io_oeb[19]", + "mprj_io_oeb[29]", + "mprj_io_oeb[21]", + "mprj_io_oeb[31]", + "mprj_io_oeb[23]", + "mprj_io_oeb[33]", + "mprj_io_oeb[25]", + "mprj_io_oeb[35]", + "mprj_io_oeb[27]", + "mprj_io_oeb[37]", + "mprj_io_oeb[20]", + "mprj_io_oeb[30]", + "mprj_io_oeb[22]", + "mprj_io_oeb[32]", + "mprj_io_oeb[24]", + "mprj_io_oeb[34]", + "mprj_io_oeb[26]", + "mprj_io_oeb[36]", + "mprj_io_holdover[13]", + "mprj_io_holdover[9]", + "mprj_io_holdover[15]", + "mprj_io_holdover[0]", + "mprj_io_holdover[17]", + "mprj_io_holdover[2]", + "mprj_io_holdover[4]", + "mprj_io_holdover[10]", + "mprj_io_holdover[6]", + "mprj_io_holdover[12]", + "mprj_io_holdover[8]", + "mprj_io_holdover[14]", + "mprj_io_holdover[16]", + "mprj_io_holdover[1]", + "mprj_io_holdover[18]", + "mprj_io_holdover[3]", + "mprj_io_holdover[5]", + "mprj_io_holdover[11]", + "mprj_io_holdover[7]", + "mprj_io_holdover[28]", + "mprj_io_holdover[19]", + "mprj_io_holdover[29]", + "mprj_io_holdover[21]", + "mprj_io_holdover[31]", + "mprj_io_holdover[23]", + "mprj_io_holdover[33]", + "mprj_io_holdover[25]", + "mprj_io_holdover[35]", + "mprj_io_holdover[27]", + "mprj_io_holdover[37]", + "mprj_io_holdover[20]", + "mprj_io_holdover[30]", + "mprj_io_holdover[22]", + "mprj_io_holdover[32]", + "mprj_io_holdover[24]", + "mprj_io_holdover[34]", + "mprj_io_holdover[26]", + "mprj_io_holdover[36]", + "mprj_io_dm[40]", + "mprj_io_dm[28]", + "mprj_io_dm[46]", + "mprj_io_dm[1]", + "mprj_io_dm[52]", + "mprj_io_dm[7]", + "mprj_io_dm[13]", + "mprj_io_dm[31]", + "mprj_io_dm[19]", + "mprj_io_dm[37]", + "mprj_io_dm[25]", + "mprj_io_dm[43]", + "mprj_io_dm[49]", + "mprj_io_dm[4]", + "mprj_io_dm[55]", + "mprj_io_dm[10]", + "mprj_io_dm[16]", + "mprj_io_dm[34]", + "mprj_io_dm[22]", + "mprj_io_dm[85]", + "mprj_io_dm[58]", + "mprj_io_dm[88]", + "mprj_io_dm[64]", + "mprj_io_dm[94]", + "mprj_io_dm[70]", + "mprj_io_dm[100]", + "mprj_io_dm[76]", + "mprj_io_dm[106]", + "mprj_io_dm[82]", + "mprj_io_dm[112]", + "mprj_io_dm[61]", + "mprj_io_dm[91]", + "mprj_io_dm[67]", + "mprj_io_dm[97]", + "mprj_io_dm[73]", + "mprj_io_dm[103]", + "mprj_io_dm[79]", + "mprj_io_dm[109]", + "gpio_mode0_core", + "mprj_io_dm[39]", + "mprj_io_dm[27]", + "mprj_io_dm[45]", + "mprj_io_dm[0]", + "mprj_io_dm[51]", + "mprj_io_dm[6]", + "mprj_io_dm[12]", + "mprj_io_dm[30]", + "mprj_io_dm[18]", + "mprj_io_dm[36]", + "mprj_io_dm[24]", + "mprj_io_dm[42]", + "mprj_io_dm[48]", + "mprj_io_dm[3]", + "mprj_io_dm[54]", + "mprj_io_dm[9]", + "mprj_io_dm[15]", + "mprj_io_dm[33]", + "mprj_io_dm[21]", + "mprj_io_dm[84]", + "mprj_io_dm[57]", + "mprj_io_dm[87]", + "mprj_io_dm[63]", + "mprj_io_dm[93]", + "mprj_io_dm[69]", + "mprj_io_dm[99]", + "mprj_io_dm[75]", + "mprj_io_dm[105]", + "mprj_io_dm[81]", + "mprj_io_dm[111]", + "mprj_io_dm[60]", + "mprj_io_dm[90]", + "mprj_io_dm[66]", + "mprj_io_dm[96]", + "mprj_io_dm[72]", + "mprj_io_dm[102]", + "mprj_io_dm[78]", + "mprj_io_dm[108]", + "mprj_io_dm[41]", + "mprj_io_dm[29]", + "mprj_io_dm[47]", + "mprj_io_dm[2]", + "mprj_io_dm[53]", + "mprj_io_dm[8]", + "mprj_io_dm[14]", + "mprj_io_dm[32]", + "mprj_io_dm[20]", + "mprj_io_dm[38]", + "mprj_io_dm[26]", + "mprj_io_dm[44]", + "mprj_io_dm[50]", + "mprj_io_dm[5]", + "mprj_io_dm[56]", + "mprj_io_dm[11]", + "mprj_io_dm[17]", + "mprj_io_dm[35]", + "mprj_io_dm[23]", + "mprj_io_dm[86]", + "mprj_io_dm[59]", + "mprj_io_dm[89]", + "mprj_io_dm[65]", + "mprj_io_dm[95]", + "mprj_io_dm[71]", + "mprj_io_dm[101]", + "mprj_io_dm[77]", + "mprj_io_dm[107]", + "mprj_io_dm[83]", + "mprj_io_dm[113]", + "mprj_io_dm[62]", + "mprj_io_dm[92]", + "mprj_io_dm[68]", + "mprj_io_dm[98]", + "mprj_io_dm[74]", + "mprj_io_dm[104]", + "mprj_io_dm[80]", + "mprj_io_dm[110]", + "mprj_io_slow_sel[13]", + "mprj_io_slow_sel[9]", + "mprj_io_slow_sel[15]", + "mprj_io_slow_sel[0]", + "mprj_io_slow_sel[17]", + "mprj_io_slow_sel[2]", + "mprj_io_slow_sel[4]", + "mprj_io_slow_sel[10]", + "mprj_io_slow_sel[6]", + "mprj_io_slow_sel[12]", + "mprj_io_slow_sel[8]", + "mprj_io_slow_sel[14]", + "mprj_io_slow_sel[16]", + "mprj_io_slow_sel[1]", + "mprj_io_slow_sel[18]", + "mprj_io_slow_sel[3]", + "mprj_io_slow_sel[5]", + "mprj_io_slow_sel[11]", + "mprj_io_slow_sel[7]", + "mprj_io_slow_sel[28]", + "mprj_io_slow_sel[19]", + "mprj_io_slow_sel[29]", + "mprj_io_slow_sel[21]", + "mprj_io_slow_sel[31]", + "mprj_io_slow_sel[23]", + "mprj_io_slow_sel[33]", + "mprj_io_slow_sel[25]", + "mprj_io_slow_sel[35]", + "mprj_io_slow_sel[27]", + "mprj_io_slow_sel[37]", + "mprj_io_slow_sel[20]", + "mprj_io_slow_sel[30]", + "mprj_io_slow_sel[22]", + "mprj_io_slow_sel[32]", + "mprj_io_slow_sel[24]", + "mprj_io_slow_sel[34]", + "mprj_io_slow_sel[26]", + "mprj_io_slow_sel[36]", + "mprj_io_vtrip_sel[13]", + "mprj_io_vtrip_sel[9]", + "mprj_io_vtrip_sel[15]", + "mprj_io_vtrip_sel[0]", + "mprj_io_vtrip_sel[17]", + "mprj_io_vtrip_sel[2]", + "mprj_io_vtrip_sel[4]", + "mprj_io_vtrip_sel[10]", + "mprj_io_vtrip_sel[6]", + "mprj_io_vtrip_sel[12]", + "mprj_io_vtrip_sel[8]", + "mprj_io_vtrip_sel[14]", + "mprj_io_vtrip_sel[16]", + "mprj_io_vtrip_sel[1]", + "mprj_io_vtrip_sel[18]", + "mprj_io_vtrip_sel[3]", + "mprj_io_vtrip_sel[5]", + "mprj_io_vtrip_sel[11]", + "mprj_io_vtrip_sel[7]", + "mprj_io_vtrip_sel[28]", + "mprj_io_vtrip_sel[19]", + "mprj_io_vtrip_sel[29]", + "mprj_io_vtrip_sel[21]", + "mprj_io_vtrip_sel[31]", + "mprj_io_vtrip_sel[23]", + "mprj_io_vtrip_sel[33]", + "mprj_io_vtrip_sel[25]", + "mprj_io_vtrip_sel[35]", + "mprj_io_vtrip_sel[27]", + "mprj_io_vtrip_sel[37]", + "mprj_io_vtrip_sel[20]", + "mprj_io_vtrip_sel[30]", + "mprj_io_vtrip_sel[22]", + "mprj_io_vtrip_sel[32]", + "mprj_io_vtrip_sel[24]", + "mprj_io_vtrip_sel[34]", + "mprj_io_vtrip_sel[26]", + "mprj_io_vtrip_sel[36]", + "mprj_io_ib_mode_sel[13]", + "mprj_io_ib_mode_sel[9]", + "mprj_io_ib_mode_sel[15]", + "mprj_io_ib_mode_sel[0]", + "mprj_io_ib_mode_sel[17]", + "mprj_io_ib_mode_sel[2]", + "mprj_io_ib_mode_sel[4]", + "mprj_io_ib_mode_sel[10]", + "mprj_io_ib_mode_sel[6]", + "mprj_io_ib_mode_sel[12]", + "mprj_io_ib_mode_sel[8]", + "mprj_io_ib_mode_sel[14]", + "mprj_io_ib_mode_sel[16]", + "mprj_io_ib_mode_sel[1]", + "mprj_io_ib_mode_sel[18]", + "mprj_io_ib_mode_sel[3]", + "mprj_io_ib_mode_sel[5]", + "mprj_io_ib_mode_sel[11]", + "mprj_io_ib_mode_sel[7]", + "mprj_io_ib_mode_sel[28]", + "mprj_io_ib_mode_sel[19]", + "mprj_io_ib_mode_sel[29]", + "mprj_io_ib_mode_sel[21]", + "mprj_io_ib_mode_sel[31]", + "mprj_io_ib_mode_sel[23]", + "mprj_io_ib_mode_sel[33]", + "mprj_io_ib_mode_sel[25]", + "mprj_io_ib_mode_sel[35]", + "mprj_io_ib_mode_sel[27]", + "mprj_io_ib_mode_sel[37]", + "mprj_io_ib_mode_sel[20]", + "mprj_io_ib_mode_sel[30]", + "mprj_io_ib_mode_sel[22]", + "mprj_io_ib_mode_sel[32]", + "mprj_io_ib_mode_sel[24]", + "mprj_io_ib_mode_sel[34]", + "mprj_io_ib_mode_sel[26]", + "mprj_io_ib_mode_sel[36]", + "por", + "gpio_inenb_core", + "mprj_io_inp_dis[13]", + "mprj_io_inp_dis[9]", + "mprj_io_inp_dis[15]", + "mprj_io_inp_dis[0]", + "mprj_io_inp_dis[17]", + "mprj_io_inp_dis[2]", + "mprj_io_inp_dis[4]", + "mprj_io_inp_dis[10]", + "mprj_io_inp_dis[6]", + "mprj_io_inp_dis[12]", + "mprj_io_inp_dis[8]", + "mprj_io_inp_dis[14]", + "mprj_io_inp_dis[16]", + "mprj_io_inp_dis[1]", + "mprj_io_inp_dis[18]", + "mprj_io_inp_dis[3]", + "mprj_io_inp_dis[5]", + "mprj_io_inp_dis[11]", + "mprj_io_inp_dis[7]", + "mprj_io_inp_dis[28]", + "mprj_io_inp_dis[19]", + "mprj_io_inp_dis[29]", + "mprj_io_inp_dis[21]", + "mprj_io_inp_dis[31]", + "mprj_io_inp_dis[23]", + "mprj_io_inp_dis[33]", + "mprj_io_inp_dis[25]", + "mprj_io_inp_dis[35]", + "mprj_io_inp_dis[27]", + "mprj_io_inp_dis[37]", + "mprj_io_inp_dis[20]", + "mprj_io_inp_dis[30]", + "mprj_io_inp_dis[22]", + "mprj_io_inp_dis[32]", + "mprj_io_inp_dis[24]", + "mprj_io_inp_dis[34]", + "mprj_io_inp_dis[26]", + "mprj_io_inp_dis[36]", + "xresloop", + "resetb_core_h", + "flash_io0_ieb_core", + "flash_io1_ieb_core", + "w_189869_23367#", + "w_353269_23367#", + "w_298469_23367#", + "w_408069_23367#", + "w_462869_23367#", + "w_517669_23367#", + "w_189869_21253#", + "w_353269_21253#", + "w_298469_21253#", + "w_408069_21253#", + "w_462869_21253#", + "w_517669_21253#", + "w_692253_865870#", + "w_692253_641470#", + "w_635674_1012253#", + "w_692253_103470#", + "w_482474_1012253#", + "w_692253_193670#", + "w_692253_283870#", + "w_692253_686670#", + "w_692253_374070#", + "w_692253_776670#", + "w_692253_596470#", + "w_692253_955070#", + "w_533874_1012253#", + "w_692253_148670#", + "w_393474_1012253#", + "w_692253_238870#", + "w_692253_328870#", + "w_692253_731670#", + "w_692253_551270#", + "w_694469_865869#", + "w_694469_641469#", + "w_635674_1014469#", + "w_694469_103469#", + "w_482474_1014469#", + "w_694469_193669#", + "w_694469_283869#", + "w_694469_686669#", + "w_694469_374069#", + "w_694469_776669#", + "w_694469_596469#", + "w_694469_955069#", + "w_533874_1014469#", + "w_694469_148669#", + "w_393474_1014469#", + "w_694469_238869#", + "w_694469_328869#", + "w_694469_731669#", + "w_694469_551269#", + "w_23367_664474#", + "w_291674_1012253#", + "w_23367_621274#", + "w_188674_1012253#", + "w_23367_534874#", + "w_85874_1012253#", + "w_23367_364074#", + "w_23367_794074#", + "w_23367_277674#", + "w_23367_707674#", + "w_23367_191274#", + "w_240074_1012253#", + "w_23367_578074#", + "w_137274_1012253#", + "w_23367_407274#", + "w_23367_963874#", + "w_23367_320874#", + "w_23367_750874#", + "w_23367_234474#", + "w_21151_664474#", + "w_291674_1014469#", + "w_21151_621274#", + "w_188674_1014469#", + "w_21151_534874#", + "w_85874_1014469#", + "w_21151_364074#", + "w_21151_794074#", + "w_21151_277674#", + "w_21151_707674#", + "w_21151_191274#", + "w_240074_1014469#", + "w_21151_578074#", + "w_137274_1014469#", + "w_21151_407274#", + "w_21151_963874#", + "w_21151_320874#", + "w_21151_750874#", + "w_21151_234474#", + "porb_h" + ], [ + "vssd2", + "vssd1", + "resetb", + "vccd2", + "vccd1", + "vssa1", + "vdda1", + "(no matching pin)", + "vssa2", + "vdda2", + "flash_io0_oeb_core", + "flash_io1_oeb_core", + "gpio_mode1_core", + "mprj_io_one[13]", + "mprj_io_one[9]", + "mprj_io_one[15]", + "mprj_io_one[0]", + "mprj_io_one[17]", + "mprj_io_one[2]", + "mprj_io_one[4]", + "mprj_io_one[10]", + "mprj_io_one[6]", + "mprj_io_one[12]", + "mprj_io_one[8]", + "mprj_io_one[14]", + "mprj_io_one[16]", + "mprj_io_one[1]", + "mprj_io_one[18]", + "mprj_io_one[3]", + "mprj_io_one[5]", + "mprj_io_one[11]", + "mprj_io_one[7]", + "mprj_io_one[28]", + "mprj_io_one[19]", + "mprj_io_one[29]", + "mprj_io_one[21]", + "mprj_io_one[31]", + "mprj_io_one[23]", + "mprj_io_one[33]", + "mprj_io_one[25]", + "mprj_io_one[35]", + "mprj_io_one[27]", + "mprj_io_one[37]", + "mprj_io_one[20]", + "mprj_io_one[30]", + "mprj_io_one[22]", + "mprj_io_one[32]", + "mprj_io_one[24]", + "mprj_io_one[34]", + "mprj_io_one[26]", + "mprj_io_one[36]", + "mprj_io_analog_en[13]", + "mprj_io_analog_en[9]", + "mprj_io_analog_en[15]", + "mprj_io_analog_en[0]", + "mprj_io_analog_en[17]", + "mprj_io_analog_en[2]", + "mprj_io_analog_en[4]", + "mprj_io_analog_en[10]", + "mprj_io_analog_en[6]", + "mprj_io_analog_en[12]", + "mprj_io_analog_en[8]", + "mprj_io_analog_en[14]", + "mprj_io_analog_en[16]", + "mprj_io_analog_en[1]", + "mprj_io_analog_en[18]", + "mprj_io_analog_en[3]", + "mprj_io_analog_en[5]", + "mprj_io_analog_en[11]", + "mprj_io_analog_en[7]", + "mprj_io_analog_en[28]", + "mprj_io_analog_en[19]", + "mprj_io_analog_en[29]", + "mprj_io_analog_en[21]", + "mprj_io_analog_en[31]", + "mprj_io_analog_en[23]", + "mprj_io_analog_en[33]", + "mprj_io_analog_en[25]", + "mprj_io_analog_en[35]", + "mprj_io_analog_en[27]", + "mprj_io_analog_en[37]", + "mprj_io_analog_en[20]", + "mprj_io_analog_en[30]", + "mprj_io_analog_en[22]", + "mprj_io_analog_en[32]", + "mprj_io_analog_en[24]", + "mprj_io_analog_en[34]", + "mprj_io_analog_en[26]", + "mprj_io_analog_en[36]", + "flash_clk_core", + "flash_csb_core", + "flash_io0_do_core", + "flash_io1_do_core", + "gpio_out_core", + "mprj_io_out[13]", + "mprj_io_out[9]", + "mprj_io_out[15]", + "mprj_io_out[0]", + "mprj_io_out[17]", + "mprj_io_out[2]", + "mprj_io_out[4]", + "mprj_io_out[10]", + "mprj_io_out[6]", + "mprj_io_out[12]", + "mprj_io_out[8]", + "mprj_io_out[14]", + "mprj_io_out[16]", + "mprj_io_out[1]", + "mprj_io_out[18]", + "mprj_io_out[3]", + "mprj_io_out[5]", + "mprj_io_out[11]", + "mprj_io_out[7]", + "mprj_io_out[28]", + "mprj_io_out[19]", + "mprj_io_out[29]", + "mprj_io_out[21]", + "mprj_io_out[31]", + "mprj_io_out[23]", + "mprj_io_out[33]", + "mprj_io_out[25]", + "mprj_io_out[35]", + "mprj_io_out[27]", + "mprj_io_out[37]", + "mprj_io_out[20]", + "mprj_io_out[30]", + "mprj_io_out[22]", + "mprj_io_out[32]", + "mprj_io_out[24]", + "mprj_io_out[34]", + "mprj_io_out[26]", + "mprj_io_out[36]", + "vccd", + "vssd", + "vssio", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "flash_clk", + "flash_csb", + "clock", + "flash_io0", + "flash_io1", + "gpio", + "mprj_io[13]", + "mprj_io[9]", + "mprj_io[15]", + "mprj_io[0]", + "mprj_io[17]", + "mprj_io[2]", + "mprj_io[4]", + "mprj_io[10]", + "mprj_io[6]", + "mprj_io[12]", + "mprj_io[8]", + "mprj_io[14]", + "mprj_io[16]", + "mprj_io[1]", + "mprj_io[18]", + "mprj_io[3]", + "mprj_io[5]", + "mprj_io[11]", + "mprj_io[7]", + "mprj_io[28]", + "mprj_io[19]", + "mprj_io[29]", + "mprj_io[21]", + "mprj_io[31]", + "mprj_io[23]", + "mprj_io[33]", + "mprj_io[25]", + "mprj_io[35]", + "mprj_io[27]", + "mprj_io[37]", + "mprj_io[20]", + "mprj_io[30]", + "mprj_io[22]", + "mprj_io[32]", + "mprj_io[24]", + "mprj_io[34]", + "mprj_io[26]", + "mprj_io[36]", + "(no matching pin)", + "vssa", + "vddio", + "vdda", + "vccd_pad", + "vdda_pad", + "vddio_pad2", + "vddio_pad", + "vssa_pad", + "vssd_pad", + "vssio_pad", + "vssio_pad2", + "mprj_analog_io[6]", + "mprj_analog_io[2]", + "mprj_analog_io[8]", + "mprj_analog_io[10]", + "mprj_analog_io[3]", + "mprj_analog_io[5]", + "mprj_analog_io[1]", + "mprj_analog_io[7]", + "mprj_analog_io[9]", + "mprj_analog_io[11]", + "mprj_analog_io[4]", + "mprj_analog_io[0]", + "mprj_analog_io[21]", + "mprj_analog_io[12]", + "mprj_analog_io[22]", + "mprj_analog_io[14]", + "mprj_analog_io[24]", + "mprj_analog_io[16]", + "mprj_analog_io[26]", + "mprj_analog_io[18]", + "mprj_analog_io[28]", + "mprj_analog_io[20]", + "mprj_analog_io[13]", + "mprj_analog_io[23]", + "mprj_analog_io[15]", + "mprj_analog_io[25]", + "mprj_analog_io[17]", + "mprj_analog_io[27]", + "mprj_analog_io[19]", + "mprj_io_analog_sel[13]", + "mprj_io_analog_sel[9]", + "mprj_io_analog_sel[15]", + "mprj_io_analog_sel[0]", + "mprj_io_analog_sel[17]", + "mprj_io_analog_sel[2]", + "mprj_io_analog_sel[4]", + "mprj_io_analog_sel[10]", + "mprj_io_analog_sel[6]", + "mprj_io_analog_sel[12]", + "mprj_io_analog_sel[8]", + "mprj_io_analog_sel[14]", + "mprj_io_analog_sel[16]", + "mprj_io_analog_sel[1]", + "mprj_io_analog_sel[18]", + "mprj_io_analog_sel[3]", + "mprj_io_analog_sel[5]", + "mprj_io_analog_sel[11]", + "mprj_io_analog_sel[7]", + "mprj_io_analog_sel[28]", + "mprj_io_analog_sel[19]", + "mprj_io_analog_sel[29]", + "mprj_io_analog_sel[21]", + "mprj_io_analog_sel[31]", + "mprj_io_analog_sel[23]", + "mprj_io_analog_sel[33]", + "mprj_io_analog_sel[25]", + "mprj_io_analog_sel[35]", + "mprj_io_analog_sel[27]", + "mprj_io_analog_sel[37]", + "mprj_io_analog_sel[20]", + "mprj_io_analog_sel[30]", + "mprj_io_analog_sel[22]", + "mprj_io_analog_sel[32]", + "mprj_io_analog_sel[24]", + "mprj_io_analog_sel[34]", + "mprj_io_analog_sel[26]", + "mprj_io_analog_sel[36]", + "mprj_io_analog_pol[13]", + "mprj_io_analog_pol[9]", + "mprj_io_analog_pol[15]", + "mprj_io_analog_pol[0]", + "mprj_io_analog_pol[17]", + "mprj_io_analog_pol[2]", + "mprj_io_analog_pol[4]", + "mprj_io_analog_pol[10]", + "mprj_io_analog_pol[6]", + "mprj_io_analog_pol[12]", + "mprj_io_analog_pol[8]", + "mprj_io_analog_pol[14]", + "mprj_io_analog_pol[16]", + "mprj_io_analog_pol[1]", + "mprj_io_analog_pol[18]", + "mprj_io_analog_pol[3]", + "mprj_io_analog_pol[5]", + "mprj_io_analog_pol[11]", + "mprj_io_analog_pol[7]", + "mprj_io_analog_pol[28]", + "mprj_io_analog_pol[19]", + "mprj_io_analog_pol[29]", + "mprj_io_analog_pol[21]", + "mprj_io_analog_pol[31]", + "mprj_io_analog_pol[23]", + "mprj_io_analog_pol[33]", + "mprj_io_analog_pol[25]", + "mprj_io_analog_pol[35]", + "mprj_io_analog_pol[27]", + "mprj_io_analog_pol[37]", + "mprj_io_analog_pol[20]", + "mprj_io_analog_pol[30]", + "mprj_io_analog_pol[22]", + "mprj_io_analog_pol[32]", + "mprj_io_analog_pol[24]", + "mprj_io_analog_pol[34]", + "mprj_io_analog_pol[26]", + "mprj_io_analog_pol[36]", + "vdda1_pad2", + "vdda1_pad", + "vssa1_pad", + "vssa1_pad2", + "vccd1_pad", + "vccd2_pad", + "vdda2_pad", + "vssa2_pad", + "vssd2_pad", + "vssd1_pad", + "flash_io0_di_core", + "flash_io1_di_core", + "gpio_in_core", + "mprj_io_in[13]", + "mprj_io_in[9]", + "mprj_io_in[15]", + "mprj_io_in[0]", + "mprj_io_in[17]", + "mprj_io_in[2]", + "mprj_io_in[4]", + "mprj_io_in[10]", + "mprj_io_in[6]", + "mprj_io_in[12]", + "mprj_io_in[8]", + "mprj_io_in[14]", + "mprj_io_in[16]", + "mprj_io_in[1]", + "mprj_io_in[18]", + "mprj_io_in[3]", + "mprj_io_in[5]", + "mprj_io_in[11]", + "mprj_io_in[7]", + "mprj_io_in[28]", + "mprj_io_in[19]", + "mprj_io_in[29]", + "mprj_io_in[21]", + "mprj_io_in[31]", + "mprj_io_in[23]", + "mprj_io_in[33]", + "mprj_io_in[25]", + "mprj_io_in[35]", + "mprj_io_in[27]", + "mprj_io_in[37]", + "mprj_io_in[20]", + "mprj_io_in[30]", + "mprj_io_in[22]", + "mprj_io_in[32]", + "mprj_io_in[24]", + "mprj_io_in[34]", + "mprj_io_in[26]", + "mprj_io_in[36]", + "clock_core", + "flash_clk_oeb_core", + "flash_csb_oeb_core", + "gpio_outenb_core", + "mprj_io_oeb[13]", + "mprj_io_oeb[9]", + "mprj_io_oeb[15]", + "mprj_io_oeb[0]", + "mprj_io_oeb[17]", + "mprj_io_oeb[2]", + "mprj_io_oeb[4]", + "mprj_io_oeb[10]", + "mprj_io_oeb[6]", + "mprj_io_oeb[12]", + "mprj_io_oeb[8]", + "mprj_io_oeb[14]", + "mprj_io_oeb[16]", + "mprj_io_oeb[1]", + "mprj_io_oeb[18]", + "mprj_io_oeb[3]", + "mprj_io_oeb[5]", + "mprj_io_oeb[11]", + "mprj_io_oeb[7]", + "mprj_io_oeb[28]", + "mprj_io_oeb[19]", + "mprj_io_oeb[29]", + "mprj_io_oeb[21]", + "mprj_io_oeb[31]", + "mprj_io_oeb[23]", + "mprj_io_oeb[33]", + "mprj_io_oeb[25]", + "mprj_io_oeb[35]", + "mprj_io_oeb[27]", + "mprj_io_oeb[37]", + "mprj_io_oeb[20]", + "mprj_io_oeb[30]", + "mprj_io_oeb[22]", + "mprj_io_oeb[32]", + "mprj_io_oeb[24]", + "mprj_io_oeb[34]", + "mprj_io_oeb[26]", + "mprj_io_oeb[36]", + "mprj_io_holdover[13]", + "mprj_io_holdover[9]", + "mprj_io_holdover[15]", + "mprj_io_holdover[0]", + "mprj_io_holdover[17]", + "mprj_io_holdover[2]", + "mprj_io_holdover[4]", + "mprj_io_holdover[10]", + "mprj_io_holdover[6]", + "mprj_io_holdover[12]", + "mprj_io_holdover[8]", + "mprj_io_holdover[14]", + "mprj_io_holdover[16]", + "mprj_io_holdover[1]", + "mprj_io_holdover[18]", + "mprj_io_holdover[3]", + "mprj_io_holdover[5]", + "mprj_io_holdover[11]", + "mprj_io_holdover[7]", + "mprj_io_holdover[28]", + "mprj_io_holdover[19]", + "mprj_io_holdover[29]", + "mprj_io_holdover[21]", + "mprj_io_holdover[31]", + "mprj_io_holdover[23]", + "mprj_io_holdover[33]", + "mprj_io_holdover[25]", + "mprj_io_holdover[35]", + "mprj_io_holdover[27]", + "mprj_io_holdover[37]", + "mprj_io_holdover[20]", + "mprj_io_holdover[30]", + "mprj_io_holdover[22]", + "mprj_io_holdover[32]", + "mprj_io_holdover[24]", + "mprj_io_holdover[34]", + "mprj_io_holdover[26]", + "mprj_io_holdover[36]", + "mprj_io_dm[40]", + "mprj_io_dm[28]", + "mprj_io_dm[46]", + "mprj_io_dm[1]", + "mprj_io_dm[52]", + "mprj_io_dm[7]", + "mprj_io_dm[13]", + "mprj_io_dm[31]", + "mprj_io_dm[19]", + "mprj_io_dm[37]", + "mprj_io_dm[25]", + "mprj_io_dm[43]", + "mprj_io_dm[49]", + "mprj_io_dm[4]", + "mprj_io_dm[55]", + "mprj_io_dm[10]", + "mprj_io_dm[16]", + "mprj_io_dm[34]", + "mprj_io_dm[22]", + "mprj_io_dm[85]", + "mprj_io_dm[58]", + "mprj_io_dm[88]", + "mprj_io_dm[64]", + "mprj_io_dm[94]", + "mprj_io_dm[70]", + "mprj_io_dm[100]", + "mprj_io_dm[76]", + "mprj_io_dm[106]", + "mprj_io_dm[82]", + "mprj_io_dm[112]", + "mprj_io_dm[61]", + "mprj_io_dm[91]", + "mprj_io_dm[67]", + "mprj_io_dm[97]", + "mprj_io_dm[73]", + "mprj_io_dm[103]", + "mprj_io_dm[79]", + "mprj_io_dm[109]", + "gpio_mode0_core", + "mprj_io_dm[39]", + "mprj_io_dm[27]", + "mprj_io_dm[45]", + "mprj_io_dm[0]", + "mprj_io_dm[51]", + "mprj_io_dm[6]", + "mprj_io_dm[12]", + "mprj_io_dm[30]", + "mprj_io_dm[18]", + "mprj_io_dm[36]", + "mprj_io_dm[24]", + "mprj_io_dm[42]", + "mprj_io_dm[48]", + "mprj_io_dm[3]", + "mprj_io_dm[54]", + "mprj_io_dm[9]", + "mprj_io_dm[15]", + "mprj_io_dm[33]", + "mprj_io_dm[21]", + "mprj_io_dm[84]", + "mprj_io_dm[57]", + "mprj_io_dm[87]", + "mprj_io_dm[63]", + "mprj_io_dm[93]", + "mprj_io_dm[69]", + "mprj_io_dm[99]", + "mprj_io_dm[75]", + "mprj_io_dm[105]", + "mprj_io_dm[81]", + "mprj_io_dm[111]", + "mprj_io_dm[60]", + "mprj_io_dm[90]", + "mprj_io_dm[66]", + "mprj_io_dm[96]", + "mprj_io_dm[72]", + "mprj_io_dm[102]", + "mprj_io_dm[78]", + "mprj_io_dm[108]", + "mprj_io_dm[41]", + "mprj_io_dm[29]", + "mprj_io_dm[47]", + "mprj_io_dm[2]", + "mprj_io_dm[53]", + "mprj_io_dm[8]", + "mprj_io_dm[14]", + "mprj_io_dm[32]", + "mprj_io_dm[20]", + "mprj_io_dm[38]", + "mprj_io_dm[26]", + "mprj_io_dm[44]", + "mprj_io_dm[50]", + "mprj_io_dm[5]", + "mprj_io_dm[56]", + "mprj_io_dm[11]", + "mprj_io_dm[17]", + "mprj_io_dm[35]", + "mprj_io_dm[23]", + "mprj_io_dm[86]", + "mprj_io_dm[59]", + "mprj_io_dm[89]", + "mprj_io_dm[65]", + "mprj_io_dm[95]", + "mprj_io_dm[71]", + "mprj_io_dm[101]", + "mprj_io_dm[77]", + "mprj_io_dm[107]", + "mprj_io_dm[83]", + "mprj_io_dm[113]", + "mprj_io_dm[62]", + "mprj_io_dm[92]", + "mprj_io_dm[68]", + "mprj_io_dm[98]", + "mprj_io_dm[74]", + "mprj_io_dm[104]", + "mprj_io_dm[80]", + "mprj_io_dm[110]", + "mprj_io_slow_sel[13]", + "mprj_io_slow_sel[9]", + "mprj_io_slow_sel[15]", + "mprj_io_slow_sel[0]", + "mprj_io_slow_sel[17]", + "mprj_io_slow_sel[2]", + "mprj_io_slow_sel[4]", + "mprj_io_slow_sel[10]", + "mprj_io_slow_sel[6]", + "mprj_io_slow_sel[12]", + "mprj_io_slow_sel[8]", + "mprj_io_slow_sel[14]", + "mprj_io_slow_sel[16]", + "mprj_io_slow_sel[1]", + "mprj_io_slow_sel[18]", + "mprj_io_slow_sel[3]", + "mprj_io_slow_sel[5]", + "mprj_io_slow_sel[11]", + "mprj_io_slow_sel[7]", + "mprj_io_slow_sel[28]", + "mprj_io_slow_sel[19]", + "mprj_io_slow_sel[29]", + "mprj_io_slow_sel[21]", + "mprj_io_slow_sel[31]", + "mprj_io_slow_sel[23]", + "mprj_io_slow_sel[33]", + "mprj_io_slow_sel[25]", + "mprj_io_slow_sel[35]", + "mprj_io_slow_sel[27]", + "mprj_io_slow_sel[37]", + "mprj_io_slow_sel[20]", + "mprj_io_slow_sel[30]", + "mprj_io_slow_sel[22]", + "mprj_io_slow_sel[32]", + "mprj_io_slow_sel[24]", + "mprj_io_slow_sel[34]", + "mprj_io_slow_sel[26]", + "mprj_io_slow_sel[36]", + "mprj_io_vtrip_sel[13]", + "mprj_io_vtrip_sel[9]", + "mprj_io_vtrip_sel[15]", + "mprj_io_vtrip_sel[0]", + "mprj_io_vtrip_sel[17]", + "mprj_io_vtrip_sel[2]", + "mprj_io_vtrip_sel[4]", + "mprj_io_vtrip_sel[10]", + "mprj_io_vtrip_sel[6]", + "mprj_io_vtrip_sel[12]", + "mprj_io_vtrip_sel[8]", + "mprj_io_vtrip_sel[14]", + "mprj_io_vtrip_sel[16]", + "mprj_io_vtrip_sel[1]", + "mprj_io_vtrip_sel[18]", + "mprj_io_vtrip_sel[3]", + "mprj_io_vtrip_sel[5]", + "mprj_io_vtrip_sel[11]", + "mprj_io_vtrip_sel[7]", + "mprj_io_vtrip_sel[28]", + "mprj_io_vtrip_sel[19]", + "mprj_io_vtrip_sel[29]", + "mprj_io_vtrip_sel[21]", + "mprj_io_vtrip_sel[31]", + "mprj_io_vtrip_sel[23]", + "mprj_io_vtrip_sel[33]", + "mprj_io_vtrip_sel[25]", + "mprj_io_vtrip_sel[35]", + "mprj_io_vtrip_sel[27]", + "mprj_io_vtrip_sel[37]", + "mprj_io_vtrip_sel[20]", + "mprj_io_vtrip_sel[30]", + "mprj_io_vtrip_sel[22]", + "mprj_io_vtrip_sel[32]", + "mprj_io_vtrip_sel[24]", + "mprj_io_vtrip_sel[34]", + "mprj_io_vtrip_sel[26]", + "mprj_io_vtrip_sel[36]", + "mprj_io_ib_mode_sel[13]", + "mprj_io_ib_mode_sel[9]", + "mprj_io_ib_mode_sel[15]", + "mprj_io_ib_mode_sel[0]", + "mprj_io_ib_mode_sel[17]", + "mprj_io_ib_mode_sel[2]", + "mprj_io_ib_mode_sel[4]", + "mprj_io_ib_mode_sel[10]", + "mprj_io_ib_mode_sel[6]", + "mprj_io_ib_mode_sel[12]", + "mprj_io_ib_mode_sel[8]", + "mprj_io_ib_mode_sel[14]", + "mprj_io_ib_mode_sel[16]", + "mprj_io_ib_mode_sel[1]", + "mprj_io_ib_mode_sel[18]", + "mprj_io_ib_mode_sel[3]", + "mprj_io_ib_mode_sel[5]", + "mprj_io_ib_mode_sel[11]", + "mprj_io_ib_mode_sel[7]", + "mprj_io_ib_mode_sel[28]", + "mprj_io_ib_mode_sel[19]", + "mprj_io_ib_mode_sel[29]", + "mprj_io_ib_mode_sel[21]", + "mprj_io_ib_mode_sel[31]", + "mprj_io_ib_mode_sel[23]", + "mprj_io_ib_mode_sel[33]", + "mprj_io_ib_mode_sel[25]", + "mprj_io_ib_mode_sel[35]", + "mprj_io_ib_mode_sel[27]", + "mprj_io_ib_mode_sel[37]", + "mprj_io_ib_mode_sel[20]", + "mprj_io_ib_mode_sel[30]", + "mprj_io_ib_mode_sel[22]", + "mprj_io_ib_mode_sel[32]", + "mprj_io_ib_mode_sel[24]", + "mprj_io_ib_mode_sel[34]", + "mprj_io_ib_mode_sel[26]", + "mprj_io_ib_mode_sel[36]", + "por", + "gpio_inenb_core", + "mprj_io_inp_dis[13]", + "mprj_io_inp_dis[9]", + "mprj_io_inp_dis[15]", + "mprj_io_inp_dis[0]", + "mprj_io_inp_dis[17]", + "mprj_io_inp_dis[2]", + "mprj_io_inp_dis[4]", + "mprj_io_inp_dis[10]", + "mprj_io_inp_dis[6]", + "mprj_io_inp_dis[12]", + "mprj_io_inp_dis[8]", + "mprj_io_inp_dis[14]", + "mprj_io_inp_dis[16]", + "mprj_io_inp_dis[1]", + "mprj_io_inp_dis[18]", + "mprj_io_inp_dis[3]", + "mprj_io_inp_dis[5]", + "mprj_io_inp_dis[11]", + "mprj_io_inp_dis[7]", + "mprj_io_inp_dis[28]", + "mprj_io_inp_dis[19]", + "mprj_io_inp_dis[29]", + "mprj_io_inp_dis[21]", + "mprj_io_inp_dis[31]", + "mprj_io_inp_dis[23]", + "mprj_io_inp_dis[33]", + "mprj_io_inp_dis[25]", + "mprj_io_inp_dis[35]", + "mprj_io_inp_dis[27]", + "mprj_io_inp_dis[37]", + "mprj_io_inp_dis[20]", + "mprj_io_inp_dis[30]", + "mprj_io_inp_dis[22]", + "mprj_io_inp_dis[32]", + "mprj_io_inp_dis[24]", + "mprj_io_inp_dis[34]", + "mprj_io_inp_dis[26]", + "mprj_io_inp_dis[36]", + "(no matching pin)", + "resetb_core_h", + "flash_io0_ieb_core", + "flash_io1_ieb_core", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "(no matching pin)", + "porb_h" + ] + ] + }, + { + "name": [ + "mgmt_core_wrapper", + "mgmt_core_wrapper" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_01v8_hvt", 114718], + ["sky130_fd_pr__nfet_01v8", 114812], + ["sky130_fd_pr__diode_pw2nd_05v5", 8642], + ["NF_sky130_fd_sc_hd__a211oi_2", 11], + ["NF_sky130_fd_sc_hd__dfxtp_2", 825], + ["NF_sky130_fd_sc_hd__or4b_4", 35], + ["NF_sky130_fd_sc_hd__a211oi_4", 6], + ["NF_sky130_fd_sc_hd__dfxtp_4", 420], + ["NF_sky130_fd_sc_hd__or3b_1", 156], + ["NF_sky130_fd_sc_hd__a311oi_4", 29], + ["NF_sky130_fd_sc_hd__mux4_1", 76], + ["NF_sky130_fd_sc_hd__or4b_1", 168], + ["NF_sky130_fd_sc_hd__a211oi_1", 42], + ["NF_sky130_fd_sc_hd__clkinv_16", 6], + ["NF_sky130_fd_sc_hd__or4b_2", 21], + ["NF_sky130_fd_sc_hd__or4bb_1", 9], + ["NF_sky130_fd_sc_hd__a221oi_4", 17], + ["NF_sky130_fd_sc_hd__or2_1", 204], + ["NF_sky130_fd_sc_hd__o211ai_1", 17], + ["NF_sky130_fd_sc_hd__a311oi_1", 29], + ["NF_sky130_fd_sc_hd__or4bb_4", 10], + ["NF_sky130_fd_sc_hd__a2bb2o_4", 5], + ["NF_sky130_fd_sc_hd__mux4_2", 18], + ["NF_sky130_fd_sc_hd__nand4_4", 18], + ["NF_sky130_fd_sc_hd__a31o_4", 17], + ["NF_sky130_fd_sc_hd__and4_4", 32], + ["NF_sky130_fd_sc_hd__a22oi_4", 22], + ["NF_sky130_fd_sc_hd__o22ai_4", 8], + ["NF_sky130_fd_sc_hd__a32oi_2", 4], + ["NF_sky130_fd_sc_hd__o2bb2ai_4", 2], + ["NF_sky130_fd_sc_hd__or3b_2", 11], + ["NF_sky130_fd_sc_hd__or3b_4", 24], + ["NF_sky130_fd_sc_hd__or2_4", 26], + ["NF_sky130_fd_sc_hd__a2bb2o_2", 5], + ["NF_sky130_fd_sc_hd__a22o_4", 47], + ["NF_sky130_fd_sc_hd__o311a_2", 6], + ["NF_sky130_fd_sc_hd__o41ai_4", 2], + ["NF_sky130_fd_sc_hd__a31oi_2", 11], + ["NF_sky130_fd_sc_hd__o311ai_1", 5], + ["NF_sky130_fd_sc_hd__nor4b_1", 2], + ["NF_sky130_fd_sc_hd__o22ai_1", 6], + ["NF_sky130_fd_sc_hd__o21bai_4", 2], + ["NF_sky130_fd_sc_hd__a22oi_1", 24], + ["NF_sky130_fd_sc_hd__o2111ai_4", 13], + ["NF_sky130_fd_sc_hd__a21bo_2", 1], + ["NF_sky130_fd_sc_hd__a41o_4", 2], + ["NF_sky130_fd_sc_hd__o311ai_4", 6], + ["NF_sky130_fd_sc_hd__a22oi_2", 8], + ["NF_sky130_fd_sc_hd__o221ai_4", 12], + ["NF_sky130_fd_sc_hd__o2bb2a_4", 4], + ["NF_sky130_fd_sc_hd__a32o_4", 8], + ["NF_sky130_fd_sc_hd__a311o_2", 6], + ["NF_sky130_fd_sc_hd__a311o_4", 5], + ["NF_sky130_fd_sc_hd__o41a_4", 11], + ["NF_sky130_fd_sc_hd__o21bai_2", 5], + ["NF_sky130_fd_sc_hd__o41a_2", 9], + ["sky130_fd_pr__res_generic_po", 13], + ["NF_sky130_fd_sc_hd__xor2_4", 6], + ["NF_sky130_fd_sc_hd__o211ai_2", 8], + ["NF_sky130_fd_sc_hd__o22a_4", 3], + ["NF_sky130_fd_sc_hd__a2bb2oi_2", 1], + ["NF_sky130_fd_sc_hd__a2bb2oi_4", 1], + ["NF_sky130_fd_sc_hd__a41o_2", 4], + ["NF_sky130_fd_sc_hd__o221ai_1", 8], + ["NF_sky130_fd_sc_hd__a221oi_2", 7], + ["NF_sky130_fd_sc_hd__a41oi_2", 2], + ["NF_sky130_fd_sc_hd__o22ai_2", 1], + ["NF_sky130_fd_sc_hd__a2bb2oi_1", 3], + ["NF_sky130_fd_sc_hd__nor4b_4", 5], + ["NF_sky130_fd_sc_hd__o32ai_1", 1], + ["NF_sky130_fd_sc_hd__and4bb_4", 14], + ["NF_sky130_fd_sc_hd__nor3b_4", 2], + ["NF_sky130_fd_sc_hd__o32ai_2", 1], + ["NF_RAM128", 1], + ["NF_sky130_fd_sc_hd__xnor2_4", 5], + ["NF_sky130_fd_sc_hd__a2111oi_4", 1], + ["NF_sky130_fd_sc_hd__o2111a_4", 1], + ["NF_sky130_fd_sc_hd__o211a_4", 5], + ["NF_sky130_fd_sc_hd__o41ai_1", 5], + ["NF_sky130_fd_sc_hd__o31ai_4", 6], + ["NF_sky130_fd_sc_hd__a32oi_4", 2], + ["NF_sky130_fd_sc_hd__or4bb_2", 1], + ["NF_sky130_fd_sc_hd__o311a_4", 2], + ["NF_sky130_fd_sc_hd__a32oi_1", 1], + ["NF_sky130_fd_sc_hd__a21boi_4", 1], + ["NF_RAM256", 1], + ["NF_sky130_fd_sc_hd__o2bb2ai_2", 3], + ["NF_sky130_fd_sc_hd__a2111oi_2", 3], + ["NF_sky130_fd_sc_hd__o311ai_2", 1], + ["NF_sky130_fd_sc_hd__o32ai_4", 1], + ["NF_sky130_fd_sc_hd__a41oi_4", 1 ] + ], [ + ["sky130_fd_pr__pfet_01v8_hvt", 114718 ], + ["sky130_fd_pr__nfet_01v8", 114812 ], + ["sky130_fd_pr__diode_pw2nd_05v5", 8642 ], + ["sky130_fd_sc_hd__a211oi_2", 11 ], + ["sky130_fd_sc_hd__dfxtp_2", 825 ], + ["sky130_fd_sc_hd__or4b_4", 35 ], + ["sky130_fd_sc_hd__a211oi_4", 6 ], + ["sky130_fd_sc_hd__dfxtp_4", 420 ], + ["sky130_fd_sc_hd__or3b_1", 156 ], + ["sky130_fd_sc_hd__a311oi_4", 29 ], + ["sky130_fd_sc_hd__mux4_1", 76 ], + ["sky130_fd_sc_hd__or4b_1", 168 ], + ["sky130_fd_sc_hd__a211oi_1", 42 ], + ["sky130_fd_sc_hd__clkinv_16", 6 ], + ["sky130_fd_sc_hd__or4b_2", 21 ], + ["sky130_fd_sc_hd__or4bb_1", 9 ], + ["sky130_fd_sc_hd__a221oi_4", 17 ], + ["sky130_fd_sc_hd__or2_1", 204 ], + ["sky130_fd_sc_hd__o211ai_1", 17 ], + ["sky130_fd_sc_hd__a311oi_1", 29 ], + ["sky130_fd_sc_hd__or4bb_4", 10 ], + ["sky130_fd_sc_hd__a2bb2o_4", 5 ], + ["sky130_fd_sc_hd__mux4_2", 18 ], + ["sky130_fd_sc_hd__nand4_4", 18 ], + ["sky130_fd_sc_hd__a31o_4", 17 ], + ["sky130_fd_sc_hd__and4_4", 32 ], + ["sky130_fd_sc_hd__a22oi_4", 22 ], + ["sky130_fd_sc_hd__o22ai_4", 8 ], + ["sky130_fd_sc_hd__a32oi_2", 4 ], + ["sky130_fd_sc_hd__o2bb2ai_4", 2 ], + ["sky130_fd_sc_hd__or3b_2", 11 ], + ["sky130_fd_sc_hd__or3b_4", 24 ], + ["sky130_fd_sc_hd__or2_4", 26 ], + ["sky130_fd_sc_hd__a2bb2o_2", 5 ], + ["sky130_fd_sc_hd__a22o_4", 47 ], + ["sky130_fd_sc_hd__o311a_2", 6 ], + ["sky130_fd_sc_hd__o41ai_4", 2 ], + ["sky130_fd_sc_hd__a31oi_2", 11 ], + ["sky130_fd_sc_hd__o311ai_1", 5 ], + ["sky130_fd_sc_hd__nor4b_1", 2 ], + ["sky130_fd_sc_hd__o22ai_1", 6 ], + ["sky130_fd_sc_hd__o21bai_4", 2 ], + ["sky130_fd_sc_hd__a22oi_1", 24 ], + ["sky130_fd_sc_hd__o2111ai_4", 13 ], + ["sky130_fd_sc_hd__a21bo_2", 1 ], + ["sky130_fd_sc_hd__a41o_4", 2 ], + ["sky130_fd_sc_hd__o311ai_4", 6 ], + ["sky130_fd_sc_hd__a22oi_2", 8 ], + ["sky130_fd_sc_hd__o221ai_4", 12 ], + ["sky130_fd_sc_hd__o2bb2a_4", 4 ], + ["sky130_fd_sc_hd__a32o_4", 8 ], + ["sky130_fd_sc_hd__a311o_2", 6 ], + ["sky130_fd_sc_hd__a311o_4", 5 ], + ["sky130_fd_sc_hd__o41a_4", 11 ], + ["sky130_fd_sc_hd__o21bai_2", 5 ], + ["sky130_fd_sc_hd__o41a_2", 9 ], + ["sky130_fd_pr__res_generic_po", 13 ], + ["sky130_fd_sc_hd__xor2_4", 6 ], + ["sky130_fd_sc_hd__o211ai_2", 8 ], + ["sky130_fd_sc_hd__o22a_4", 3 ], + ["sky130_fd_sc_hd__a2bb2oi_2", 1 ], + ["sky130_fd_sc_hd__a2bb2oi_4", 1 ], + ["sky130_fd_sc_hd__a41o_2", 4 ], + ["sky130_fd_sc_hd__o221ai_1", 8 ], + ["sky130_fd_sc_hd__a221oi_2", 7 ], + ["sky130_fd_sc_hd__a41oi_2", 2 ], + ["sky130_fd_sc_hd__o22ai_2", 1 ], + ["sky130_fd_sc_hd__a2bb2oi_1", 3 ], + ["sky130_fd_sc_hd__nor4b_4", 5 ], + ["sky130_fd_sc_hd__o32ai_1", 1 ], + ["sky130_fd_sc_hd__and4bb_4", 14 ], + ["sky130_fd_sc_hd__nor3b_4", 2 ], + ["sky130_fd_sc_hd__o32ai_2", 1 ], + ["RAM128", 1 ], + ["sky130_fd_sc_hd__xnor2_4", 5 ], + ["sky130_fd_sc_hd__a2111oi_4", 1 ], + ["sky130_fd_sc_hd__o2111a_4", 1 ], + ["sky130_fd_sc_hd__o211a_4", 5 ], + ["sky130_fd_sc_hd__o41ai_1", 5 ], + ["sky130_fd_sc_hd__o31ai_4", 6 ], + ["sky130_fd_sc_hd__a32oi_4", 2 ], + ["sky130_fd_sc_hd__or4bb_2", 1 ], + ["sky130_fd_sc_hd__o311a_4", 2 ], + ["sky130_fd_sc_hd__a32oi_1", 1 ], + ["sky130_fd_sc_hd__a21boi_4", 1 ], + ["RAM256", 1 ], + ["sky130_fd_sc_hd__o2bb2ai_2", 3 ], + ["sky130_fd_sc_hd__a2111oi_2", 3 ], + ["sky130_fd_sc_hd__o311ai_2", 1 ], + ["sky130_fd_sc_hd__o32ai_4", 1 ], + ["sky130_fd_sc_hd__a41oi_4", 1 ] + ] + ], + "nets": [ + 120851, + 120851 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "debug_out", + "trap", + "qspi_enabled", + "mprj_adr_o[1]", + "mprj_adr_o[0]", + "flash_io3_do", + "flash_io2_do", + "flash_io1_do", + "flash_io3_oeb", + "flash_io2_oeb", + "flash_io1_oeb", + "la_input[22]", + "la_input[119]", + "mprj_dat_i[6]", + "mprj_dat_i[4]", + "mprj_dat_i[17]", + "mprj_dat_i[20]", + "mprj_dat_i[16]", + "mprj_dat_i[13]", + "rstb_l_in", + "core_clk", + "la_input[83]", + "la_input[49]", + "la_input[48]", + "la_input[29]", + "la_input[17]", + "la_input[15]", + "la_input[14]", + "la_input[122]", + "la_input[117]", + "la_input[31]", + "la_input[10]", + "la_input[104]", + "la_input[6]", + "la_input[2]", + "la_input[102]", + "irq[0]", + "mprj_dat_i[2]", + "mprj_dat_i[1]", + "mprj_dat_i[18]", + "mprj_dat_i[9]", + "mprj_dat_i[8]", + "mprj_dat_i[5]", + "mprj_dat_i[7]", + "mprj_dat_i[3]", + "mprj_dat_i[30]", + "mprj_dat_i[29]", + "mprj_dat_i[31]", + "mprj_dat_i[15]", + "mprj_dat_i[19]", + "mprj_dat_i[25]", + "mprj_dat_i[0]", + "mprj_dat_i[24]", + "mprj_dat_i[21]", + "mprj_dat_i[28]", + "mprj_dat_i[27]", + "mprj_dat_i[26]", + "mprj_dat_i[23]", + "mprj_dat_i[22]", + "mprj_ack_i", + "ser_rx", + "la_input[95]", + "la_input[93]", + "la_input[92]", + "la_input[90]", + "la_input[89]", + "la_input[86]", + "la_input[84]", + "la_input[82]", + "la_input[57]", + "la_input[54]", + "la_input[4]", + "la_input[46]", + "la_input[37]", + "la_input[35]", + "la_input[21]", + "la_input[65]", + "la_input[8]", + "la_input[68]", + "la_input[20]", + "la_input[16]", + "la_input[66]", + "la_input[60]", + "la_input[53]", + "la_input[12]", + "la_input[126]", + "la_input[42]", + "la_input[45]", + "la_input[99]", + "la_input[124]", + "la_input[91]", + "la_input[120]", + "la_input[110]", + "la_input[19]", + "la_input[36]", + "la_input[105]", + "la_input[101]", + "la_input[67]", + "la_input[56]", + "la_input[85]", + "irq[2]", + "la_input[115]", + "irq[1]", + "la_input[118]", + "la_input[94]", + "la_input[127]", + "la_input[125]", + "irq[3]", + "la_input[44]", + "serial_resetn_in", + "resetn_in", + "clk_in", + "por_l_in", + "spi_sdi", + "gpio_in_pad", + "serial_clock_in", + "serial_load_in", + "serial_data_2_in", + "porb_h_in", + "la_input[98]", + "la_input[97]", + "la_input[96]", + "la_input[32]", + "la_input[27]", + "la_input[24]", + "flash_io1_di", + "mprj_dat_i[14]", + "mprj_dat_i[12]", + "mprj_dat_i[11]", + "mprj_dat_i[10]", + "la_input[47]", + "la_input[18]", + "la_input[121]", + "la_input[114]", + "la_input[111]", + "la_input[0]", + "la_input[106]", + "la_input[109]", + "core_rstn", + "debug_in", + "la_input[116]", + "irq[4]", + "irq[5]", + "la_input[123]", + "la_input[1]", + "la_input[81]", + "hk_dat_i[29]", + "hk_dat_i[8]", + "hk_dat_i[15]", + "hk_ack_i", + "hk_dat_i[4]", + "hk_dat_i[3]", + "hk_dat_i[14]", + "hk_dat_i[10]", + "hk_dat_i[11]", + "hk_dat_i[12]", + "hk_dat_i[27]", + "hk_dat_i[26]", + "hk_dat_i[24]", + "hk_dat_i[25]", + "hk_dat_i[28]", + "hk_dat_i[16]", + "hk_dat_i[18]", + "hk_dat_i[30]", + "hk_dat_i[31]", + "hk_dat_i[13]", + "la_input[3]", + "hk_dat_i[9]", + "hk_dat_i[1]", + "hk_dat_i[2]", + "hk_dat_i[5]", + "hk_dat_i[6]", + "hk_dat_i[0]", + "hk_dat_i[7]", + "hk_dat_i[21]", + "hk_dat_i[19]", + "hk_dat_i[23]", + "hk_dat_i[22]", + "hk_dat_i[17]", + "hk_dat_i[20]", + "la_input[9]", + "la_input[72]", + "la_input[71]", + "la_input[76]", + "la_input[75]", + "la_input[74]", + "la_input[73]", + "la_input[70]", + "la_input[69]", + "la_input[64]", + "la_input[63]", + "la_input[7]", + "la_input[5]", + "la_input[80]", + "la_input[61]", + "la_input[62]", + "la_input[59]", + "la_input[79]", + "la_input[88]", + "la_input[58]", + "la_input[87]", + "la_input[77]", + "la_input[52]", + "la_input[50]", + "la_input[55]", + "la_input[78]", + "la_input[43]", + "la_input[40]", + "la_input[39]", + "la_input[38]", + "la_input[33]", + "la_input[23]", + "la_input[51]", + "la_input[13]", + "la_input[30]", + "la_input[28]", + "la_input[26]", + "la_input[41]", + "la_input[11]", + "la_input[34]", + "la_input[113]", + "la_input[107]", + "la_input[25]", + "la_input[112]", + "la_input[108]", + "la_input[103]", + "la_input[100]", + "mprj_adr_o[11]", + "mprj_adr_o[20]", + "mprj_adr_o[8]", + "mprj_adr_o[27]", + "mprj_adr_o[21]", + "mprj_adr_o[16]", + "mprj_adr_o[7]", + "mprj_adr_o[31]", + "mprj_adr_o[30]", + "mprj_adr_o[28]", + "mprj_adr_o[29]", + "mprj_adr_o[26]", + "mprj_we_o", + "la_output[84]", + "la_output[113]", + "mprj_adr_o[15]", + "mprj_adr_o[14]", + "mprj_adr_o[25]", + "mprj_adr_o[13]", + "mprj_adr_o[9]", + "mprj_adr_o[3]", + "mprj_adr_o[2]", + "mprj_adr_o[23]", + "mprj_adr_o[22]", + "mprj_adr_o[19]", + "mprj_adr_o[17]", + "la_output[7]", + "la_output[51]", + "la_output[17]", + "la_output[123]", + "mprj_adr_o[24]", + "mprj_adr_o[12]", + "mprj_dat_o[19]", + "mprj_dat_o[18]", + "mprj_dat_o[16]", + "mprj_dat_o[2]", + "mprj_dat_o[1]", + "mprj_dat_o[15]", + "mprj_adr_o[6]", + "spi_csb", + "mprj_adr_o[5]", + "mprj_adr_o[18]", + "mprj_adr_o[10]", + "la_output[99]", + "la_output[93]", + "la_output[92]", + "la_output[82]", + "la_output[79]", + "la_output[74]", + "la_output[73]", + "la_output[72]", + "la_output[71]", + "la_output[70]", + "la_output[65]", + "la_output[55]", + "la_output[39]", + "la_output[35]", + "la_output[42]", + "la_output[8]", + "la_output[10]", + "la_output[4]", + "mprj_wb_iena", + "la_output[97]", + "la_output[96]", + "la_output[95]", + "la_output[94]", + "la_output[91]", + "la_output[90]", + "la_output[88]", + "la_output[89]", + "la_output[78]", + "la_output[77]", + "la_output[76]", + "la_output[87]", + "la_output[85]", + "la_output[75]", + "la_output[83]", + "la_output[81]", + "la_output[6]", + "la_output[69]", + "la_output[67]", + "la_output[66]", + "la_output[64]", + "la_output[63]", + "la_output[62]", + "la_output[59]", + "la_output[58]", + "la_output[57]", + "la_output[56]", + "la_output[60]", + "la_output[50]", + "la_output[53]", + "la_output[52]", + "la_output[49]", + "la_output[47]", + "la_output[46]", + "la_output[61]", + "la_output[86]", + "la_output[45]", + "la_output[80]", + "la_output[43]", + "la_output[41]", + "la_output[68]", + "la_output[5]", + "la_output[3]", + "la_output[38]", + "la_output[37]", + "la_output[34]", + "la_output[33]", + "la_output[32]", + "la_output[40]", + "la_output[30]", + "la_output[2]", + "la_output[36]", + "la_output[25]", + "la_output[22]", + "la_output[31]", + "la_output[20]", + "la_output[28]", + "la_output[44]", + "la_output[1]", + "la_output[54]", + "la_output[14]", + "la_output[27]", + "la_output[26]", + "la_output[24]", + "la_output[13]", + "la_output[48]", + "la_output[9]", + "la_output[11]", + "la_output[23]", + "la_output[21]", + "la_output[29]", + "la_output[19]", + "la_output[18]", + "la_output[16]", + "la_output[15]", + "la_output[110]", + "la_output[109]", + "la_output[108]", + "la_output[107]", + "la_output[106]", + "la_output[98]", + "la_output[105]", + "la_output[104]", + "la_output[111]", + "la_output[103]", + "la_output[102]", + "la_output[101]", + "la_output[100]", + "la_output[0]", + "la_output[12]", + "uart_enabled", + "mprj_cyc_o", + "la_oenb[61]", + "la_oenb[60]", + "la_oenb[32]", + "la_oenb[125]", + "la_iena[37]", + "la_iena[122]", + "la_iena[127]", + "la_iena[116]", + "la_iena[14]", + "la_iena[10]", + "la_iena[0]", + "la_iena[13]", + "la_oenb[90]", + "la_iena[30]", + "la_oenb[100]", + "la_oenb[10]", + "la_iena[8]", + "la_oenb[127]", + "la_oenb[117]", + "la_oenb[126]", + "la_oenb[116]", + "la_oenb[122]", + "la_oenb[120]", + "la_oenb[14]", + "la_iena[107]", + "la_iena[126]", + "la_oenb[39]", + "la_iena[125]", + "la_iena[115]", + "la_iena[105]", + "la_oenb[38]", + "la_oenb[47]", + "la_oenb[58]", + "la_oenb[57]", + "la_oenb[41]", + "la_oenb[37]", + "la_iena[124]", + "la_iena[113]", + "la_iena[103]", + "la_oenb[56]", + "la_oenb[35]", + "la_iena[36]", + "la_oenb[54]", + "la_oenb[53]", + "la_oenb[45]", + "la_oenb[43]", + "la_oenb[62]", + "la_oenb[52]", + "la_oenb[50]", + "la_oenb[36]", + "la_oenb[34]", + "la_oenb[33]", + "spi_enabled", + "mprj_sel_o[0]", + "mprj_dat_o[20]", + "mprj_dat_o[29]", + "mprj_dat_o[22]", + "mprj_dat_o[17]", + "mprj_dat_o[24]", + "mprj_dat_o[21]", + "mprj_sel_o[2]", + "mprj_dat_o[30]", + "la_output[112]", + "mprj_stb_o", + "hk_stb_o", + "user_irq_ena[2]", + "user_irq_ena[1]", + "user_irq_ena[0]", + "mprj_sel_o[3]", + "mprj_sel_o[1]", + "mprj_dat_o[5]", + "gpio_out_pad", + "gpio_mode0_pad", + "debug_oeb", + "debug_mode", + "mprj_dat_o[9]", + "mprj_dat_o[8]", + "mprj_dat_o[7]", + "mprj_dat_o[6]", + "mprj_dat_o[4]", + "mprj_dat_o[3]", + "mprj_dat_o[28]", + "mprj_dat_o[25]", + "mprj_dat_o[26]", + "mprj_dat_o[27]", + "mprj_dat_o[23]", + "mprj_dat_o[14]", + "mprj_dat_o[13]", + "mprj_dat_o[12]", + "mprj_dat_o[11]", + "mprj_dat_o[10]", + "mprj_dat_o[0]", + "la_output[119]", + "la_output[126]", + "la_output[124]", + "la_output[120]", + "spi_sdo", + "rstb_l_out", + "porb_h_out", + "spi_sck", + "serial_resetn_out", + "serial_clock_out", + "serial_load_out", + "serial_data_2_out", + "la_output[125]", + "la_output[118]", + "la_output[117]", + "la_output[115]", + "la_output[114]", + "la_output[127]", + "la_output[121]", + "la_output[116]", + "la_output[122]", + "mprj_dat_o[31]", + "mprj_adr_o[4]", + "hk_cyc_o", + "la_oenb[55]", + "gpio_outenb_pad", + "gpio_mode1_pad", + "ser_tx", + "la_oenb[59]", + "la_oenb[49]", + "gpio_inenb_pad", + "la_oenb[63]", + "la_oenb[51]", + "la_oenb[31]", + "la_oenb[40]", + "la_iena[7]", + "la_oenb[6]", + "la_oenb[5]", + "la_oenb[3]", + "la_oenb[19]", + "la_oenb[9]", + "la_oenb[11]", + "la_oenb[96]", + "la_oenb[101]", + "la_iena[106]", + "la_oenb[82]", + "la_oenb[69]", + "la_oenb[67]", + "la_iena[94]", + "la_iena[83]", + "la_iena[78]", + "la_iena[66]", + "la_iena[62]", + "la_iena[61]", + "la_iena[58]", + "la_iena[56]", + "la_iena[55]", + "la_iena[46]", + "la_iena[44]", + "la_iena[43]", + "la_iena[41]", + "la_iena[40]", + "la_iena[23]", + "la_iena[18]", + "la_iena[45]", + "la_oenb[94]", + "la_oenb[87]", + "la_oenb[28]", + "la_oenb[18]", + "la_iena[15]", + "la_iena[11]", + "la_oenb[91]", + "la_iena[118]", + "la_oenb[70]", + "la_oenb[89]", + "la_oenb[79]", + "spi_sdoenb", + "la_iena[65]", + "la_iena[74]", + "la_iena[73]", + "la_iena[72]", + "la_iena[70]", + "la_oenb[118]", + "la_oenb[108]", + "la_oenb[124]", + "la_iena[84]", + "la_oenb[112]", + "la_iena[108]", + "la_oenb[2]", + "la_iena[123]", + "la_iena[112]", + "la_iena[102]", + "la_oenb[85]", + "la_iena[121]", + "la_iena[111]", + "la_oenb[88]", + "la_oenb[84]", + "la_iena[120]", + "la_oenb[92]", + "la_oenb[72]", + "la_oenb[22]", + "la_iena[109]", + "la_iena[24]", + "la_iena[12]", + "la_oenb[80]", + "la_iena[31]", + "la_iena[22]", + "la_iena[34]", + "la_iena[21]", + "la_oenb[8]", + "la_oenb[7]", + "la_oenb[4]", + "la_iena[3]", + "la_iena[2]", + "la_oenb[98]", + "la_oenb[78]", + "la_oenb[95]", + "la_iena[63]", + "la_iena[82]", + "la_iena[52]", + "la_iena[81]", + "la_iena[71]", + "la_oenb[0]", + "la_iena[80]", + "la_iena[60]", + "la_iena[50]", + "la_iena[9]", + "la_iena[6]", + "la_iena[5]", + "la_iena[4]", + "la_oenb[12]", + "la_iena[99]", + "la_iena[79]", + "la_iena[69]", + "la_iena[59]", + "la_iena[49]", + "la_iena[32]", + "la_oenb[21]", + "la_oenb[107]", + "la_oenb[109]", + "la_iena[97]", + "la_iena[77]", + "la_oenb[1]", + "la_oenb[115]", + "la_iena[86]", + "la_oenb[104]", + "la_iena[98]", + "la_iena[75]", + "la_oenb[123]", + "la_oenb[114]", + "la_oenb[113]", + "la_oenb[106]", + "la_oenb[103]", + "la_iena[93]", + "la_iena[92]", + "la_oenb[16]", + "la_oenb[121]", + "la_oenb[111]", + "la_oenb[15]", + "la_oenb[110]", + "la_oenb[13]", + "la_oenb[30]", + "la_oenb[97]", + "la_iena[96]", + "la_iena[117]", + "la_iena[29]", + "la_oenb[119]", + "la_iena[104]", + "la_iena[28]", + "la_oenb[76]", + "la_oenb[46]", + "la_iena[47]", + "la_iena[33]", + "la_oenb[25]", + "la_iena[95]", + "la_iena[91]", + "la_iena[89]", + "la_iena[90]", + "la_iena[88]", + "la_iena[87]", + "la_iena[85]", + "la_iena[76]", + "la_iena[68]", + "la_iena[64]", + "la_iena[67]", + "la_iena[57]", + "la_iena[54]", + "la_iena[53]", + "la_iena[51]", + "la_iena[48]", + "la_iena[42]", + "la_iena[39]", + "la_iena[38]", + "la_iena[27]", + "la_iena[26]", + "la_iena[20]", + "la_iena[16]", + "la_oenb[105]", + "la_iena[101]", + "la_oenb[44]", + "la_oenb[42]", + "la_oenb[29]", + "la_oenb[24]", + "la_oenb[17]", + "la_iena[35]", + "la_iena[25]", + "la_iena[119]", + "la_iena[114]", + "la_iena[110]", + "la_iena[1]", + "la_iena[100]", + "la_oenb[93]", + "la_oenb[81]", + "la_oenb[83]", + "la_oenb[77]", + "la_oenb[75]", + "la_oenb[74]", + "la_oenb[73]", + "la_oenb[71]", + "la_oenb[66]", + "la_oenb[68]", + "la_oenb[65]", + "la_oenb[64]", + "la_oenb[86]", + "la_oenb[48]", + "la_oenb[27]", + "la_oenb[26]", + "la_oenb[23]", + "la_oenb[20]", + "la_iena[19]", + "la_iena[17]", + "la_oenb[99]", + "la_oenb[102]", + "flash_io0_oeb", + "flash_io0_do", + "flash_csb", + "flash_clk", + "por_l_out", + "resetn_out", + "clk_out", + "VGND", + "VPWR", + "flash_io0_di", + "flash_io2_di", + "flash_io3_di" + ], [ + "debug_out", + "trap", + "qspi_enabled", + "mprj_adr_o[1]", + "mprj_adr_o[0]", + "flash_io3_do", + "flash_io2_do", + "flash_io1_do", + "flash_io3_oeb", + "flash_io2_oeb", + "flash_io1_oeb", + "la_input[22]", + "la_input[119]", + "mprj_dat_i[6]", + "mprj_dat_i[4]", + "mprj_dat_i[17]", + "mprj_dat_i[20]", + "mprj_dat_i[16]", + "mprj_dat_i[13]", + "rstb_l_in", + "core_clk", + "la_input[83]", + "la_input[49]", + "la_input[48]", + "la_input[29]", + "la_input[17]", + "la_input[15]", + "la_input[14]", + "la_input[122]", + "la_input[117]", + "la_input[31]", + "la_input[10]", + "la_input[104]", + "la_input[6]", + "la_input[2]", + "la_input[102]", + "irq[0]", + "mprj_dat_i[2]", + "mprj_dat_i[1]", + "mprj_dat_i[18]", + "mprj_dat_i[9]", + "mprj_dat_i[8]", + "mprj_dat_i[5]", + "mprj_dat_i[7]", + "mprj_dat_i[3]", + "mprj_dat_i[30]", + "mprj_dat_i[29]", + "mprj_dat_i[31]", + "mprj_dat_i[15]", + "mprj_dat_i[19]", + "mprj_dat_i[25]", + "mprj_dat_i[0]", + "mprj_dat_i[24]", + "mprj_dat_i[21]", + "mprj_dat_i[28]", + "mprj_dat_i[27]", + "mprj_dat_i[26]", + "mprj_dat_i[23]", + "mprj_dat_i[22]", + "mprj_ack_i", + "ser_rx", + "la_input[95]", + "la_input[93]", + "la_input[92]", + "la_input[90]", + "la_input[89]", + "la_input[86]", + "la_input[84]", + "la_input[82]", + "la_input[57]", + "la_input[54]", + "la_input[4]", + "la_input[46]", + "la_input[37]", + "la_input[35]", + "la_input[21]", + "la_input[65]", + "la_input[8]", + "la_input[68]", + "la_input[20]", + "la_input[16]", + "la_input[66]", + "la_input[60]", + "la_input[53]", + "la_input[12]", + "la_input[126]", + "la_input[42]", + "la_input[45]", + "la_input[99]", + "la_input[124]", + "la_input[91]", + "la_input[120]", + "la_input[110]", + "la_input[19]", + "la_input[36]", + "la_input[105]", + "la_input[101]", + "la_input[67]", + "la_input[56]", + "la_input[85]", + "irq[2]", + "la_input[115]", + "irq[1]", + "la_input[118]", + "la_input[94]", + "la_input[127]", + "la_input[125]", + "irq[3]", + "la_input[44]", + "serial_resetn_in", + "resetn_in", + "clk_in", + "por_l_in", + "spi_sdi", + "gpio_in_pad", + "serial_clock_in", + "serial_load_in", + "serial_data_2_in", + "porb_h_in", + "la_input[98]", + "la_input[97]", + "la_input[96]", + "la_input[32]", + "la_input[27]", + "la_input[24]", + "flash_io1_di", + "mprj_dat_i[14]", + "mprj_dat_i[12]", + "mprj_dat_i[11]", + "mprj_dat_i[10]", + "la_input[47]", + "la_input[18]", + "la_input[121]", + "la_input[114]", + "la_input[111]", + "la_input[0]", + "la_input[106]", + "la_input[109]", + "core_rstn", + "debug_in", + "la_input[116]", + "irq[4]", + "irq[5]", + "la_input[123]", + "la_input[1]", + "la_input[81]", + "hk_dat_i[29]", + "hk_dat_i[8]", + "hk_dat_i[15]", + "hk_ack_i", + "hk_dat_i[4]", + "hk_dat_i[3]", + "hk_dat_i[14]", + "hk_dat_i[10]", + "hk_dat_i[11]", + "hk_dat_i[12]", + "hk_dat_i[27]", + "hk_dat_i[26]", + "hk_dat_i[24]", + "hk_dat_i[25]", + "hk_dat_i[28]", + "hk_dat_i[16]", + "hk_dat_i[18]", + "hk_dat_i[30]", + "hk_dat_i[31]", + "hk_dat_i[13]", + "la_input[3]", + "hk_dat_i[9]", + "hk_dat_i[1]", + "hk_dat_i[2]", + "hk_dat_i[5]", + "hk_dat_i[6]", + "hk_dat_i[0]", + "hk_dat_i[7]", + "hk_dat_i[21]", + "hk_dat_i[19]", + "hk_dat_i[23]", + "hk_dat_i[22]", + "hk_dat_i[17]", + "hk_dat_i[20]", + "la_input[9]", + "la_input[72]", + "la_input[71]", + "la_input[76]", + "la_input[75]", + "la_input[74]", + "la_input[73]", + "la_input[70]", + "la_input[69]", + "la_input[64]", + "la_input[63]", + "la_input[7]", + "la_input[5]", + "la_input[80]", + "la_input[61]", + "la_input[62]", + "la_input[59]", + "la_input[79]", + "la_input[88]", + "la_input[58]", + "la_input[87]", + "la_input[77]", + "la_input[52]", + "la_input[50]", + "la_input[55]", + "la_input[78]", + "la_input[43]", + "la_input[40]", + "la_input[39]", + "la_input[38]", + "la_input[33]", + "la_input[23]", + "la_input[51]", + "la_input[13]", + "la_input[30]", + "la_input[28]", + "la_input[26]", + "la_input[41]", + "la_input[11]", + "la_input[34]", + "la_input[113]", + "la_input[107]", + "la_input[25]", + "la_input[112]", + "la_input[108]", + "la_input[103]", + "la_input[100]", + "mprj_adr_o[11]", + "mprj_adr_o[20]", + "mprj_adr_o[8]", + "mprj_adr_o[27]", + "mprj_adr_o[21]", + "mprj_adr_o[16]", + "mprj_adr_o[7]", + "mprj_adr_o[31]", + "mprj_adr_o[30]", + "mprj_adr_o[28]", + "mprj_adr_o[29]", + "mprj_adr_o[26]", + "mprj_we_o", + "la_output[84]", + "la_output[113]", + "mprj_adr_o[15]", + "mprj_adr_o[14]", + "mprj_adr_o[25]", + "mprj_adr_o[13]", + "mprj_adr_o[9]", + "mprj_adr_o[3]", + "mprj_adr_o[2]", + "mprj_adr_o[23]", + "mprj_adr_o[22]", + "mprj_adr_o[19]", + "mprj_adr_o[17]", + "la_output[7]", + "la_output[51]", + "la_output[17]", + "la_output[123]", + "mprj_adr_o[24]", + "mprj_adr_o[12]", + "mprj_dat_o[19]", + "mprj_dat_o[18]", + "mprj_dat_o[16]", + "mprj_dat_o[2]", + "mprj_dat_o[1]", + "mprj_dat_o[15]", + "mprj_adr_o[6]", + "spi_csb", + "mprj_adr_o[5]", + "mprj_adr_o[18]", + "mprj_adr_o[10]", + "la_output[99]", + "la_output[93]", + "la_output[92]", + "la_output[82]", + "la_output[79]", + "la_output[74]", + "la_output[73]", + "la_output[72]", + "la_output[71]", + "la_output[70]", + "la_output[65]", + "la_output[55]", + "la_output[39]", + "la_output[35]", + "la_output[42]", + "la_output[8]", + "la_output[10]", + "la_output[4]", + "mprj_wb_iena", + "la_output[97]", + "la_output[96]", + "la_output[95]", + "la_output[94]", + "la_output[91]", + "la_output[90]", + "la_output[88]", + "la_output[89]", + "la_output[78]", + "la_output[77]", + "la_output[76]", + "la_output[87]", + "la_output[85]", + "la_output[75]", + "la_output[83]", + "la_output[81]", + "la_output[6]", + "la_output[69]", + "la_output[67]", + "la_output[66]", + "la_output[64]", + "la_output[63]", + "la_output[62]", + "la_output[59]", + "la_output[58]", + "la_output[57]", + "la_output[56]", + "la_output[60]", + "la_output[50]", + "la_output[53]", + "la_output[52]", + "la_output[49]", + "la_output[47]", + "la_output[46]", + "la_output[61]", + "la_output[86]", + "la_output[45]", + "la_output[80]", + "la_output[43]", + "la_output[41]", + "la_output[68]", + "la_output[5]", + "la_output[3]", + "la_output[38]", + "la_output[37]", + "la_output[34]", + "la_output[33]", + "la_output[32]", + "la_output[40]", + "la_output[30]", + "la_output[2]", + "la_output[36]", + "la_output[25]", + "la_output[22]", + "la_output[31]", + "la_output[20]", + "la_output[28]", + "la_output[44]", + "la_output[1]", + "la_output[54]", + "la_output[14]", + "la_output[27]", + "la_output[26]", + "la_output[24]", + "la_output[13]", + "la_output[48]", + "la_output[9]", + "la_output[11]", + "la_output[23]", + "la_output[21]", + "la_output[29]", + "la_output[19]", + "la_output[18]", + "la_output[16]", + "la_output[15]", + "la_output[110]", + "la_output[109]", + "la_output[108]", + "la_output[107]", + "la_output[106]", + "la_output[98]", + "la_output[105]", + "la_output[104]", + "la_output[111]", + "la_output[103]", + "la_output[102]", + "la_output[101]", + "la_output[100]", + "la_output[0]", + "la_output[12]", + "uart_enabled", + "mprj_cyc_o", + "la_oenb[61]", + "la_oenb[60]", + "la_oenb[32]", + "la_oenb[125]", + "la_iena[37]", + "la_iena[122]", + "la_iena[127]", + "la_iena[116]", + "la_iena[14]", + "la_iena[10]", + "la_iena[0]", + "la_iena[13]", + "la_oenb[90]", + "la_iena[30]", + "la_oenb[100]", + "la_oenb[10]", + "la_iena[8]", + "la_oenb[127]", + "la_oenb[117]", + "la_oenb[126]", + "la_oenb[116]", + "la_oenb[122]", + "la_oenb[120]", + "la_oenb[14]", + "la_iena[107]", + "la_iena[126]", + "la_oenb[39]", + "la_iena[125]", + "la_iena[115]", + "la_iena[105]", + "la_oenb[38]", + "la_oenb[47]", + "la_oenb[58]", + "la_oenb[57]", + "la_oenb[41]", + "la_oenb[37]", + "la_iena[124]", + "la_iena[113]", + "la_iena[103]", + "la_oenb[56]", + "la_oenb[35]", + "la_iena[36]", + "la_oenb[54]", + "la_oenb[53]", + "la_oenb[45]", + "la_oenb[43]", + "la_oenb[62]", + "la_oenb[52]", + "la_oenb[50]", + "la_oenb[36]", + "la_oenb[34]", + "la_oenb[33]", + "spi_enabled", + "mprj_sel_o[0]", + "mprj_dat_o[20]", + "mprj_dat_o[29]", + "mprj_dat_o[22]", + "mprj_dat_o[17]", + "mprj_dat_o[24]", + "mprj_dat_o[21]", + "mprj_sel_o[2]", + "mprj_dat_o[30]", + "la_output[112]", + "mprj_stb_o", + "hk_stb_o", + "user_irq_ena[2]", + "user_irq_ena[1]", + "user_irq_ena[0]", + "mprj_sel_o[3]", + "mprj_sel_o[1]", + "mprj_dat_o[5]", + "gpio_out_pad", + "gpio_mode0_pad", + "debug_oeb", + "debug_mode", + "mprj_dat_o[9]", + "mprj_dat_o[8]", + "mprj_dat_o[7]", + "mprj_dat_o[6]", + "mprj_dat_o[4]", + "mprj_dat_o[3]", + "mprj_dat_o[28]", + "mprj_dat_o[25]", + "mprj_dat_o[26]", + "mprj_dat_o[27]", + "mprj_dat_o[23]", + "mprj_dat_o[14]", + "mprj_dat_o[13]", + "mprj_dat_o[12]", + "mprj_dat_o[11]", + "mprj_dat_o[10]", + "mprj_dat_o[0]", + "la_output[119]", + "la_output[126]", + "la_output[124]", + "la_output[120]", + "spi_sdo", + "rstb_l_out", + "porb_h_out", + "spi_sck", + "serial_resetn_out", + "serial_clock_out", + "serial_load_out", + "serial_data_2_out", + "la_output[125]", + "la_output[118]", + "la_output[117]", + "la_output[115]", + "la_output[114]", + "la_output[127]", + "la_output[121]", + "la_output[116]", + "la_output[122]", + "mprj_dat_o[31]", + "mprj_adr_o[4]", + "hk_cyc_o", + "la_oenb[55]", + "gpio_outenb_pad", + "gpio_mode1_pad", + "ser_tx", + "la_oenb[59]", + "la_oenb[49]", + "gpio_inenb_pad", + "la_oenb[63]", + "la_oenb[51]", + "la_oenb[31]", + "la_oenb[40]", + "la_iena[7]", + "la_oenb[6]", + "la_oenb[5]", + "la_oenb[3]", + "la_oenb[19]", + "la_oenb[9]", + "la_oenb[11]", + "la_oenb[96]", + "la_oenb[101]", + "la_iena[106]", + "la_oenb[82]", + "la_oenb[69]", + "la_oenb[67]", + "la_iena[94]", + "la_iena[83]", + "la_iena[78]", + "la_iena[66]", + "la_iena[62]", + "la_iena[61]", + "la_iena[58]", + "la_iena[56]", + "la_iena[55]", + "la_iena[46]", + "la_iena[44]", + "la_iena[43]", + "la_iena[41]", + "la_iena[40]", + "la_iena[23]", + "la_iena[18]", + "la_iena[45]", + "la_oenb[94]", + "la_oenb[87]", + "la_oenb[28]", + "la_oenb[18]", + "la_iena[15]", + "la_iena[11]", + "la_oenb[91]", + "la_iena[118]", + "la_oenb[70]", + "la_oenb[89]", + "la_oenb[79]", + "spi_sdoenb", + "la_iena[65]", + "la_iena[74]", + "la_iena[73]", + "la_iena[72]", + "la_iena[70]", + "la_oenb[118]", + "la_oenb[108]", + "la_oenb[124]", + "la_iena[84]", + "la_oenb[112]", + "la_iena[108]", + "la_oenb[2]", + "la_iena[123]", + "la_iena[112]", + "la_iena[102]", + "la_oenb[85]", + "la_iena[121]", + "la_iena[111]", + "la_oenb[88]", + "la_oenb[84]", + "la_iena[120]", + "la_oenb[92]", + "la_oenb[72]", + "la_oenb[22]", + "la_iena[109]", + "la_iena[24]", + "la_iena[12]", + "la_oenb[80]", + "la_iena[31]", + "la_iena[22]", + "la_iena[34]", + "la_iena[21]", + "la_oenb[8]", + "la_oenb[7]", + "la_oenb[4]", + "la_iena[3]", + "la_iena[2]", + "la_oenb[98]", + "la_oenb[78]", + "la_oenb[95]", + "la_iena[63]", + "la_iena[82]", + "la_iena[52]", + "la_iena[81]", + "la_iena[71]", + "la_oenb[0]", + "la_iena[80]", + "la_iena[60]", + "la_iena[50]", + "la_iena[9]", + "la_iena[6]", + "la_iena[5]", + "la_iena[4]", + "la_oenb[12]", + "la_iena[99]", + "la_iena[79]", + "la_iena[69]", + "la_iena[59]", + "la_iena[49]", + "la_iena[32]", + "la_oenb[21]", + "la_oenb[107]", + "la_oenb[109]", + "la_iena[97]", + "la_iena[77]", + "la_oenb[1]", + "la_oenb[115]", + "la_iena[86]", + "la_oenb[104]", + "la_iena[98]", + "la_iena[75]", + "la_oenb[123]", + "la_oenb[114]", + "la_oenb[113]", + "la_oenb[106]", + "la_oenb[103]", + "la_iena[93]", + "la_iena[92]", + "la_oenb[16]", + "la_oenb[121]", + "la_oenb[111]", + "la_oenb[15]", + "la_oenb[110]", + "la_oenb[13]", + "la_oenb[30]", + "la_oenb[97]", + "la_iena[96]", + "la_iena[117]", + "la_iena[29]", + "la_oenb[119]", + "la_iena[104]", + "la_iena[28]", + "la_oenb[76]", + "la_oenb[46]", + "la_iena[47]", + "la_iena[33]", + "la_oenb[25]", + "la_iena[95]", + "la_iena[91]", + "la_iena[89]", + "la_iena[90]", + "la_iena[88]", + "la_iena[87]", + "la_iena[85]", + "la_iena[76]", + "la_iena[68]", + "la_iena[64]", + "la_iena[67]", + "la_iena[57]", + "la_iena[54]", + "la_iena[53]", + "la_iena[51]", + "la_iena[48]", + "la_iena[42]", + "la_iena[39]", + "la_iena[38]", + "la_iena[27]", + "la_iena[26]", + "la_iena[20]", + "la_iena[16]", + "la_oenb[105]", + "la_iena[101]", + "la_oenb[44]", + "la_oenb[42]", + "la_oenb[29]", + "la_oenb[24]", + "la_oenb[17]", + "la_iena[35]", + "la_iena[25]", + "la_iena[119]", + "la_iena[114]", + "la_iena[110]", + "la_iena[1]", + "la_iena[100]", + "la_oenb[93]", + "la_oenb[81]", + "la_oenb[83]", + "la_oenb[77]", + "la_oenb[75]", + "la_oenb[74]", + "la_oenb[73]", + "la_oenb[71]", + "la_oenb[66]", + "la_oenb[68]", + "la_oenb[65]", + "la_oenb[64]", + "la_oenb[86]", + "la_oenb[48]", + "la_oenb[27]", + "la_oenb[26]", + "la_oenb[23]", + "la_oenb[20]", + "la_iena[19]", + "la_iena[17]", + "la_oenb[99]", + "la_oenb[102]", + "flash_io0_oeb", + "flash_io0_do", + "flash_csb", + "flash_clk", + "por_l_out", + "resetn_out", + "clk_out", + "VGND", + "VPWR", + "flash_io0_di", + "flash_io2_di", + "flash_io3_di" + ] + ] + }, + { + "name": [ + "simple_por", + "simple_por" + ], + "devices": [ + [ + ["sky130_fd_pr__pfet_g5v0d10v5", 8], + ["sky130_fd_pr__nfet_g5v0d10v5", 3], + ["sky130_fd_pr__cap_mim_m3_1", 1], + ["sky130_fd_pr__cap_mim_m3_2", 1], + ["QJ_sky130_fd_sc_hvl__buf_8", 2], + ["QJ_sky130_fd_sc_hvl__inv_8", 1], + ["sky130_fd_pr__res_xhigh_po", 3], + ["QJ_sky130_fd_sc_hvl__schmittbuf_1", 1 ] + ], [ + ["sky130_fd_pr__pfet_g5v0d10v5", 8 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 3 ], + ["sky130_fd_pr__cap_mim_m3_1", 1 ], + ["sky130_fd_pr__cap_mim_m3_2", 1 ], + ["sky130_fd_sc_hvl__buf_8", 2 ], + ["sky130_fd_sc_hvl__inv_8", 1 ], + ["sky130_fd_pr__res_xhigh_po", 3 ], + ["sky130_fd_sc_hvl__schmittbuf_1", 1 ] + ] + ], + "nets": [ + 17, + 17 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "porb_h", + "porb_l", + "por_l", + "vss3v3", + "vdd3v3", + "vss1v8", + "vdd1v8" + ], [ + "porb_h", + "porb_l", + "por_l", + "vss3v3", + "vdd3v3", + "vss1v8", + "vdd1v8" + ] + ] + }, + { + "name": [ + "caravel_clocking", + "caravel_clocking" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__dfrtp_1", 17], + ["sky130_fd_sc_hd__nor2_1", 13], + ["sky130_fd_sc_hd__nand2_1", 10], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__o21ai_1", 18], + ["sky130_fd_sc_hd__nor3b_2", 2], + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__clkbuf_16", 22], + ["sky130_fd_sc_hd__dfstp_2", 4], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__nand2b_1", 14], + ["sky130_fd_sc_hd__diode_2", 17], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__nand4bb_1", 2], + ["sky130_fd_sc_hd__dfstp_1", 17], + ["sky130_fd_sc_hd__mux2_1", 52], + ["sky130_fd_sc_hd__o21a_1", 5], + ["sky130_fd_sc_hd__dfrtp_2", 2], + ["sky130_fd_sc_hd__o2bb2ai_1", 2], + ["sky130_fd_sc_hd__inv_2", 8], + ["sky130_fd_sc_hd__nor3_1", 6], + ["sky130_fd_sc_hd__buf_12", 1], + ["sky130_fd_sc_hd__a21oi_1", 4], + ["sky130_fd_sc_hd__xnor2_1", 10], + ["sky130_fd_sc_hd__o2111ai_2", 1], + ["sky130_fd_sc_hd__o31ai_2", 2], + ["sky130_fd_sc_hd__and2_1", 4], + ["sky130_fd_sc_hd__a41oi_1", 2], + ["sky130_fd_sc_hd__clkinv_4", 5], + ["sky130_fd_sc_hd__nand2b_2", 2], + ["sky130_fd_sc_hd__clkinv_2", 4], + ["sky130_fd_sc_hd__clkbuf_2", 2], + ["sky130_fd_sc_hd__dfrtn_1", 8], + ["sky130_fd_sc_hd__inv_4", 9], + ["sky130_fd_sc_hd__o2111ai_1", 1], + ["sky130_fd_sc_hd__clkbuf_4", 4], + ["sky130_fd_sc_hd__nand3_1", 2], + ["sky130_fd_sc_hd__o31a_1", 2], + ["sky130_fd_sc_hd__nor3_2", 2], + ["sky130_fd_sc_hd__dlymetal6s2s_1", 1], + ["sky130_fd_sc_hd__o21bai_1", 2], + ["sky130_fd_sc_hd__dfrtp_4", 2], + ["sky130_fd_sc_hd__clkbuf_1", 8], + ["sky130_fd_sc_hd__buf_4", 10], + ["sky130_fd_sc_hd__conb_1", 1], + ["sky130_fd_sc_hd__dfxtp_1", 7], + ["sky130_fd_sc_hd__nand3b_1", 4], + ["sky130_fd_sc_hd__a31o_1", 2], + ["sky130_fd_sc_hd__o22a_1", 2], + ["sky130_fd_sc_hd__buf_2", 1], + ["sky130_fd_sc_hd__o31ai_1", 2], + ["sky130_fd_sc_hd__o211ai_4", 2], + ["sky130_fd_sc_hd__o21ai_2", 2], + ["sky130_fd_sc_hd__o21a_2", 1], + ["sky130_fd_sc_hd__nor2_2", 2], + ["sky130_fd_sc_hd__a21o_1", 2], + ["sky130_fd_sc_hd__nor4_1", 2], + ["sky130_fd_sc_hd__a2bb2o_1", 2 ] + ], [ + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__dfrtp_1", 17 ], + ["sky130_fd_sc_hd__nor2_1", 13 ], + ["sky130_fd_sc_hd__nand2_1", 10 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__o21ai_1", 18 ], + ["sky130_fd_sc_hd__nor3b_2", 2 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__clkbuf_16", 22 ], + ["sky130_fd_sc_hd__dfstp_2", 4 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__nand2b_1", 14 ], + ["sky130_fd_sc_hd__diode_2", 17 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__nand4bb_1", 2 ], + ["sky130_fd_sc_hd__dfstp_1", 17 ], + ["sky130_fd_sc_hd__mux2_1", 52 ], + ["sky130_fd_sc_hd__o21a_1", 5 ], + ["sky130_fd_sc_hd__dfrtp_2", 2 ], + ["sky130_fd_sc_hd__o2bb2ai_1", 2 ], + ["sky130_fd_sc_hd__inv_2", 8 ], + ["sky130_fd_sc_hd__nor3_1", 6 ], + ["sky130_fd_sc_hd__buf_12", 1 ], + ["sky130_fd_sc_hd__a21oi_1", 4 ], + ["sky130_fd_sc_hd__xnor2_1", 10 ], + ["sky130_fd_sc_hd__o2111ai_2", 1 ], + ["sky130_fd_sc_hd__o31ai_2", 2 ], + ["sky130_fd_sc_hd__and2_1", 4 ], + ["sky130_fd_sc_hd__a41oi_1", 2 ], + ["sky130_fd_sc_hd__clkinv_4", 5 ], + ["sky130_fd_sc_hd__nand2b_2", 2 ], + ["sky130_fd_sc_hd__clkinv_2", 4 ], + ["sky130_fd_sc_hd__clkbuf_2", 2 ], + ["sky130_fd_sc_hd__dfrtn_1", 8 ], + ["sky130_fd_sc_hd__inv_4", 9 ], + ["sky130_fd_sc_hd__o2111ai_1", 1 ], + ["sky130_fd_sc_hd__clkbuf_4", 4 ], + ["sky130_fd_sc_hd__nand3_1", 2 ], + ["sky130_fd_sc_hd__o31a_1", 2 ], + ["sky130_fd_sc_hd__nor3_2", 2 ], + ["sky130_fd_sc_hd__dlymetal6s2s_1", 1 ], + ["sky130_fd_sc_hd__o21bai_1", 2 ], + ["sky130_fd_sc_hd__dfrtp_4", 2 ], + ["sky130_fd_sc_hd__clkbuf_1", 8 ], + ["sky130_fd_sc_hd__buf_4", 10 ], + ["sky130_fd_sc_hd__conb_1", 1 ], + ["sky130_fd_sc_hd__dfxtp_1", 7 ], + ["sky130_fd_sc_hd__nand3b_1", 4 ], + ["sky130_fd_sc_hd__a31o_1", 2 ], + ["sky130_fd_sc_hd__o22a_1", 2 ], + ["sky130_fd_sc_hd__buf_2", 1 ], + ["sky130_fd_sc_hd__o31ai_1", 2 ], + ["sky130_fd_sc_hd__o211ai_4", 2 ], + ["sky130_fd_sc_hd__o21ai_2", 2 ], + ["sky130_fd_sc_hd__o21a_2", 1 ], + ["sky130_fd_sc_hd__nor2_2", 2 ], + ["sky130_fd_sc_hd__a21o_1", 2 ], + ["sky130_fd_sc_hd__nor4_1", 2 ], + ["sky130_fd_sc_hd__a2bb2o_1", 2 ] + ] + ], + "nets": [ + 329, + 329 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "user_clk", + "resetb_sync", + "core_clk", + "sel[0]", + "sel[2]", + "sel2[1]", + "resetb", + "ext_reset", + "sel2[0]", + "sel2[2]", + "sel[1]", + "ext_clk_sel", + "pll_clk90", + "ext_clk", + "pll_clk", + "VGND", + "VPWR" + ], [ + "user_clk", + "resetb_sync", + "core_clk", + "sel[0]", + "sel[2]", + "sel2[1]", + "resetb", + "ext_reset", + "sel2[0]", + "sel2[2]", + "sel[1]", + "ext_clk_sel", + "pll_clk90", + "ext_clk", + "pll_clk", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "gpio_defaults_block_1803", + "gpio_defaults_block_1803" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 13], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_6", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 13 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ] + ] + ], + "nets": [ + 28, + 28 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "gpio_defaults[11]", + "gpio_defaults[1]", + "gpio_defaults[0]", + "gpio_defaults[12]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[10]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ], [ + "VGND", + "VPWR", + "gpio_defaults[11]", + "gpio_defaults[1]", + "gpio_defaults[0]", + "gpio_defaults[12]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[10]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ] + ] + }, + { + "name": [ + "spare_logic_block", + "spare_logic_block" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__conb_1", 27], + ["sky130_fd_sc_hd__nor2_2", 2], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__dfbbp_1", 2], + ["sky130_fd_sc_hd__mux2_2", 2], + ["sky130_fd_sc_hd__inv_2", 4], + ["sky130_fd_sc_hd__nand2_2", 2], + ["sky130_fd_sc_hd__inv_8", 1 ] + ], [ + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__conb_1", 27 ], + ["sky130_fd_sc_hd__nor2_2", 2 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__dfbbp_1", 2 ], + ["sky130_fd_sc_hd__mux2_2", 2 ], + ["sky130_fd_sc_hd__inv_2", 4 ], + ["sky130_fd_sc_hd__nand2_2", 2 ], + ["sky130_fd_sc_hd__inv_8", 1 ] + ] + ], + "nets": [ + 71, + 71 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "spare_xib", + "spare_xfq[0]", + "spare_xfq[1]", + "spare_xfqn[0]", + "spare_xfqn[1]", + "spare_xi[0]", + "spare_xi[1]", + "spare_xi[2]", + "spare_xi[3]", + "spare_xmx[0]", + "spare_xmx[1]", + "spare_xna[0]", + "spare_xna[1]", + "spare_xno[0]", + "spare_xno[1]", + "spare_xz[4]", + "spare_xz[11]", + "spare_xz[12]", + "spare_xz[13]", + "spare_xz[14]", + "spare_xz[15]", + "spare_xz[16]", + "spare_xz[17]", + "spare_xz[18]", + "spare_xz[19]", + "spare_xz[20]", + "spare_xz[21]", + "spare_xz[22]", + "spare_xz[23]", + "spare_xz[24]", + "spare_xz[25]", + "spare_xz[26]", + "spare_xz[0]", + "spare_xz[1]", + "spare_xz[2]", + "spare_xz[3]", + "spare_xz[5]", + "spare_xz[6]", + "spare_xz[7]", + "spare_xz[8]", + "spare_xz[10]", + "spare_xz[9]", + "vssd", + "vccd" + ], [ + "spare_xib", + "spare_xfq[0]", + "spare_xfq[1]", + "spare_xfqn[0]", + "spare_xfqn[1]", + "spare_xi[0]", + "spare_xi[1]", + "spare_xi[2]", + "spare_xi[3]", + "spare_xmx[0]", + "spare_xmx[1]", + "spare_xna[0]", + "spare_xna[1]", + "spare_xno[0]", + "spare_xno[1]", + "spare_xz[4]", + "spare_xz[11]", + "spare_xz[12]", + "spare_xz[13]", + "spare_xz[14]", + "spare_xz[15]", + "spare_xz[16]", + "spare_xz[17]", + "spare_xz[18]", + "spare_xz[19]", + "spare_xz[20]", + "spare_xz[21]", + "spare_xz[22]", + "spare_xz[23]", + "spare_xz[24]", + "spare_xz[25]", + "spare_xz[26]", + "spare_xz[0]", + "spare_xz[1]", + "spare_xz[2]", + "spare_xz[3]", + "spare_xz[5]", + "spare_xz[6]", + "spare_xz[7]", + "spare_xz[8]", + "spare_xz[10]", + "spare_xz[9]", + "vssd", + "vccd" + ] + ] + }, + { + "name": [ + "user_id_programming", + "user_id_programming" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 32], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_6", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 32 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ] + ] + ], + "nets": [ + 66, + 66 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "mask_rev[18]", + "mask_rev[25]", + "mask_rev[3]", + "mask_rev[27]", + "mask_rev[5]", + "mask_rev[0]", + "mask_rev[29]", + "mask_rev[7]", + "mask_rev[13]", + "mask_rev[20]", + "mask_rev[9]", + "mask_rev[15]", + "mask_rev[22]", + "mask_rev[11]", + "mask_rev[17]", + "mask_rev[24]", + "mask_rev[31]", + "mask_rev[2]", + "mask_rev[19]", + "mask_rev[26]", + "mask_rev[4]", + "mask_rev[10]", + "mask_rev[28]", + "mask_rev[6]", + "mask_rev[12]", + "mask_rev[8]", + "mask_rev[14]", + "mask_rev[21]", + "mask_rev[16]", + "mask_rev[23]", + "mask_rev[30]", + "mask_rev[1]" + ], [ + "VGND", + "VPWR", + "mask_rev[18]", + "mask_rev[25]", + "mask_rev[3]", + "mask_rev[27]", + "mask_rev[5]", + "mask_rev[0]", + "mask_rev[29]", + "mask_rev[7]", + "mask_rev[13]", + "mask_rev[20]", + "mask_rev[9]", + "mask_rev[15]", + "mask_rev[22]", + "mask_rev[11]", + "mask_rev[17]", + "mask_rev[24]", + "mask_rev[31]", + "mask_rev[2]", + "mask_rev[19]", + "mask_rev[26]", + "mask_rev[4]", + "mask_rev[10]", + "mask_rev[28]", + "mask_rev[6]", + "mask_rev[12]", + "mask_rev[8]", + "mask_rev[14]", + "mask_rev[21]", + "mask_rev[16]", + "mask_rev[23]", + "mask_rev[30]", + "mask_rev[1]" + ] + ] + }, + { + "name": [ + "gpio_defaults_block_0801", + "gpio_defaults_block_0801" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__conb_1", 13], + ["sky130_fd_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_6", 1 ] + ], [ + ["sky130_fd_sc_hd__conb_1", 13 ], + ["sky130_fd_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_6", 1 ] + ] + ], + "nets": [ + 28, + 28 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "gpio_defaults[11]", + "gpio_defaults[0]", + "gpio_defaults[1]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[10]", + "gpio_defaults[12]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ], [ + "VGND", + "VPWR", + "gpio_defaults[11]", + "gpio_defaults[0]", + "gpio_defaults[1]", + "gpio_defaults[3]", + "gpio_defaults[5]", + "gpio_defaults[7]", + "gpio_defaults[9]", + "gpio_defaults[10]", + "gpio_defaults[12]", + "gpio_defaults[2]", + "gpio_defaults[4]", + "gpio_defaults[6]", + "gpio_defaults[8]" + ] + ] + }, + { + "name": [ + "xres_buf", + "xres_buf" + ], + "devices": [ + [ + ["sky130_fd_sc_hvl__decap_4", 1], + ["sky130_fd_sc_hvl__decap_8", 1], + ["sky130_fd_sc_hvl__diode_2", 1], + ["sky130_fd_pr__pfet_g5v0d10v5", 2], + ["sky130_fd_pr__nfet_g5v0d10v5", 4], + ["sky130_fd_pr__pfet_01v8_hvt", 3], + ["sky130_fd_pr__nfet_01v8", 1 ] + ], [ + ["sky130_fd_sc_hvl__decap_4", 1 ], + ["sky130_fd_sc_hvl__decap_8", 1 ], + ["sky130_fd_sc_hvl__diode_2", 1 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 2 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 4 ], + ["sky130_fd_pr__pfet_01v8_hvt", 3 ], + ["sky130_fd_pr__nfet_01v8", 1 ] + ] + ], + "nets": [ + 9, + 9 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "LVPWR", + "X", + "A", + "VPWR", + "VGND", + "LVGND" + ], [ + "LVPWR", + "X", + "A", + "VPWR", + "VGND", + "LVGND" + ] + ] + }, + { + "name": [ + "gpio_signal_buffering", + "gpio_signal_buffering" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__buf_8", 196], + ["sky130_ef_sc_hd__decap_12", 10 ] + ], [ + ["sky130_fd_sc_hd__buf_8", 196 ], + ["sky130_ef_sc_hd__decap_12", 1 ] + ] + ], + "nets": [ + 272, + 263 + ], + "badnets": [ + [ + [ + [ + "vssd", + [ + [ "sky130_fd_sc_hd__buf_8", "VGND", 196 ], + [ "sky130_fd_sc_hd__buf_8", "VNB", 196 ], + [ "sky130_ef_sc_hd__decap_12", "VGND", 10 ], + [ "sky130_ef_sc_hd__decap_12", "VNB", 10 ] + ] + ], + [ + "vccd_uq6", + [ + [ "sky130_fd_sc_hd__buf_8", "VPWR", 8 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 8 ], + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ] + ] + ], + [ + "vccd_uq4", + [ + [ "sky130_fd_sc_hd__buf_8", "VPWR", 10 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 10 ], + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ] + ] + ], + [ + "vccd_uq2", + [ + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ], + [ "sky130_fd_sc_hd__buf_8", "VPWR", 30 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 30 ] + ] + ], + [ + "vccd", + [ + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ], + [ "sky130_fd_sc_hd__buf_8", "VPWR", 24 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 24 ] + ] + ], + [ + "vccd_uq3", + [ + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ], + [ "sky130_fd_sc_hd__buf_8", "VPWR", 22 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 22 ] + ] + ], + [ + "vccd_uq1", + [ + [ "sky130_fd_sc_hd__buf_8", "VPWR", 12 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 12 ], + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ] + ] + ], + [ + "vccd_uq5", + [ + [ "sky130_fd_sc_hd__buf_8", "VPWR", 6 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 6 ], + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ] + ] + ], + [ + "vccd_uq7", + [ + [ "sky130_fd_sc_hd__buf_8", "VPWR", 2 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 2 ], + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ], [ + [ + "vccd", + [ + [ "sky130_fd_sc_hd__buf_8", "VPWR", 196 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 196 ], + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ] + ] + ], + [ + "vssd", + [ + [ "sky130_fd_sc_hd__buf_8", "VGND", 196 ], + [ "sky130_fd_sc_hd__buf_8", "VNB", 196 ], + [ "sky130_ef_sc_hd__decap_12", "VGND", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VNB", 1 ] + ] + ] + ] + ], + [ + [ + [ + "vccd9", + [ + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ], + [ "sky130_fd_sc_hd__buf_8", "VPWR", 41 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 41 ] + ] + ], + [ + "vccd_uq0", + [ + [ "sky130_ef_sc_hd__decap_12", "VPWR", 1 ], + [ "sky130_ef_sc_hd__decap_12", "VPB", 1 ], + [ "sky130_fd_sc_hd__buf_8", "VPWR", 41 ], + [ "sky130_fd_sc_hd__buf_8", "VPB", 41 ] + ] + ] + ], [ + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ], + [ + "(no matching net)", + [ + [ "", "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "mgmt_io_out_buf[22]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[23]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[20]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[26]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[21]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[25]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[24]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[26]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[25]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[24]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[23]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[27]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[28]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[22]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[30]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[29]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[21]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[20]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[28]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[30]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[27]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[29]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[22]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[23]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[26]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[20]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[25]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[21]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[24]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_buf[26]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[25]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[24]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[27]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[21]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[23]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[22]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[29]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[28]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[29]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[20]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[30]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[27]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[28]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[30]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ] + ], [ + [ + "mgmt_io_in_buf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[30]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[29]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[28]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[27]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[26]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[25]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[24]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[23]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[22]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[21]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[20]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_oeb_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[30]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[29]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[28]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[27]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[26]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[25]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[24]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[23]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[22]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[21]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[20]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_buf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_in_buf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[4]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[3]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[5]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[30]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[29]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[28]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[27]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[26]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[25]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[24]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[23]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[22]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[21]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[20]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[2]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[1]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_oeb_unbuf[0]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[30]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[29]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[28]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[27]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[26]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[25]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[24]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[23]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[22]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[21]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[20]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[19]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[18]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[17]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[16]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[15]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[14]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[13]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[12]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[11]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[10]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_in_unbuf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[9]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[8]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[7]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "mgmt_io_out_unbuf[6]", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_sc_hd__buf_8_49/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_47/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_16/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_55/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_178/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_53/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_176/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_30/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_14/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_62/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_174/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_17/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_60/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_172/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_9/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_8/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_6/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_5/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_4/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_48/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_59/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_56/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_54/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_33/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_177/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_31/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_179/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_175/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_13/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_50/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_61/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_15/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_173/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_7/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_3/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_2/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_1/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_0/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_37/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_36/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_38/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_46/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_39/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_45/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_44/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_43/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_42/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_41/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_52/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_51/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_40/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_17/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_36/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_8/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_7/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_3/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_59/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_48/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_46/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_56/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_44/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_54/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_43/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_40/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_51/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_50/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_61/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_47/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_45/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_55/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_53/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_42/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_52/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_49/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_62/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_41/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_195/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_60/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_58/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_65/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_63/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_67/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_117/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_114/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_118/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_112/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_97/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_88/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_85/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_98/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_83/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_93/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_194/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_81/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_92/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_91/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_90/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_115/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_116/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_113/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_119/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_99/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_87/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_86/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_121/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_96/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_89/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_84/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_95/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_94/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_82/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_80/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_57/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_68/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_66/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_64/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_76/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_75/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_69/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_72/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_79/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_71/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_70/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_77/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_78/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_74/A", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_73/X", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_171/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_170/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_181/A", + [ + [ "sky130_fd_sc_hd__buf_8", "A", 1 ], + [ "sky130_fd_sc_hd__buf_8", "X", 1 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_180/X", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ] + ], [ + [ + "\\buf_in[94] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[92] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[9] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[90] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[88] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[7] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[195] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[193] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[191] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[189] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[187] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[185] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[183] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[104] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[102] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[86] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[83] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[80] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[77] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[74] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[70] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[66] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[62] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[58] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[54] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[50] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[45] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[40] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[34] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[28] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[22] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[181] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[18] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[178] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[175] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[172] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[169] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[165] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[161] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[157] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[153] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[15] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[149] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[145] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[140] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[135] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[129] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[123] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[12] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[117] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[113] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[110] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[107] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[85] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[82] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[79] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[76] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[72] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[68] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[64] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[60] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[56] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[52] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[47] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[42] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[36] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[30] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[24] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[20] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[180] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[177] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[174] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[171] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[17] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[167] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[163] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[159] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[155] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[151] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[147] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[142] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[14] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[137] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[131] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[125] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[119] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[115] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[112] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[11] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[109] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[106] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[73] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[69] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[65] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[61] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[57] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[53] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[49] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[48] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[44] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[43] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[39] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[38] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[37] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[33] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[32] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[31] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[27] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[26] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[25] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[21] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[168] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[164] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[160] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[156] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[152] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[148] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[144] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[143] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[139] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[138] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[134] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[133] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[132] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[128] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[127] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[126] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[122] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[121] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[120] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ], + [ + "\\buf_in[116] ", + [ + [ "sky130_fd_sc_hd__buf_8", "X", 1 ], + [ "sky130_fd_sc_hd__buf_8", "A", 1 ] + ] + ] + ] + ] + ], + "badelements": [ + [ + [ + [ + "sky130_ef_sc_hd__decap_12_0", + [ + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_1", + [ + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_40", + [ + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_30", + [ + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_20", + [ + [ "VGND", 412 ], + [ "VPWR", 18 ], + [ "VNB", 412 ], + [ "VPB", 18 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_23", + [ + [ "VGND", 412 ], + [ "VPWR", 6 ], + [ "VNB", 412 ], + [ "VPB", 6 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_24", + [ + [ "VGND", 412 ], + [ "VPWR", 14 ], + [ "VNB", 412 ], + [ "VPB", 14 ] + ] + ], + [ + "sky130_ef_sc_hd__decap_12_13", + [ + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ] + ], [ + [ + "sigbuf_decaps[0]", + [ + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ], + [ + "(no matching instance)", + [ + [ "", 0 ] + ] + ] + ] + ], + [ + [ + [ + "sky130_fd_sc_hd__buf_8_19", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_29", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_27", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_58", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_159", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_24", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_23", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_12", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_67", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_179", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_168", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_21", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_10", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_65", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_177", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_63", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_175", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_185", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 6 ], + [ "VNB", 412 ], + [ "VPB", 6 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_152", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 14 ], + [ "VNB", 412 ], + [ "VPB", 14 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_151", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 14 ], + [ "VNB", 412 ], + [ "VPB", 14 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_173", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_150", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 14 ], + [ "VNB", 412 ], + [ "VPB", 14 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_171", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_181", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_2", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 18 ], + [ "VNB", 412 ], + [ "VPB", 18 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_1", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 18 ], + [ "VNB", 412 ], + [ "VPB", 18 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_0", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 18 ], + [ "VNB", 412 ], + [ "VPB", 18 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_109", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_108", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_105", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_69", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_104", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_79", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_78", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_102", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_88", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_189", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_76", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_98", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_97", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_110", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_85", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_73", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_83", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_71", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_93", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_70", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_81", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_92", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_193", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_91", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_90", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_191", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_18", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_28", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_26", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_25", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_57", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_68", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_158", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_169", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_157", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 14 ], + [ "VNB", 412 ], + [ "VPB", 14 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_22", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_11", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_66", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_156", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 14 ], + [ "VNB", 412 ], + [ "VPB", 14 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_178", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_20", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_64", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_176", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_153", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 14 ], + [ "VNB", 412 ], + [ "VPB", 14 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_174", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_184", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 6 ], + [ "VNB", 412 ], + [ "VPB", 6 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_172", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_170", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_180", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_9", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_6", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 18 ], + [ "VNB", 412 ], + [ "VPB", 18 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_5", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 18 ], + [ "VNB", 412 ], + [ "VPB", 18 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_4", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 18 ], + [ "VNB", 412 ], + [ "VPB", 18 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_119", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_118", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_129", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_117", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_128", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_139", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_116", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_127", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_138", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_115", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_126", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_137", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_114", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_125", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_136", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_113", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_124", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_135", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_112", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_123", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_134", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_122", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_133", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_121", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_132", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_120", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_131", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_130", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_141", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_194", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_39", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_17", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 18 ], + [ "VNB", 412 ], + [ "VPB", 18 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_49", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_38", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_16", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_48", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_37", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_15", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_59", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_47", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_36", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_14", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_46", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_35", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_13", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_56", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_45", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_34", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_55", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_44", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_33", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_167", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_54", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_43", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_32", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_155", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_166", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_53", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_42", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_31", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_154", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_165", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_52", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_41", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_30", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 46 ], + [ "VNB", 412 ], + [ "VPB", 46 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_164", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_51", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_40", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_62", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_163", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_50", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_61", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_162", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 26 ], + [ "VNB", 412 ], + [ "VPB", 26 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_195", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_60", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 62 ], + [ "VNB", 412 ], + [ "VPB", 62 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_8", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_7", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 22 ], + [ "VNB", 412 ], + [ "VPB", 22 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_3", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 412 ], + [ "VPWR", 18 ], + [ "VNB", 412 ], + [ "VPB", 18 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_107", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_106", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_103", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_89", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_77", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_99", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_101", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_87", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_100", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_111", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_188", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_75", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_86", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_187", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_74", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_96", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_186", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_84", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_95", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_72", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_94", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_140", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_82", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_80", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_192", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_190", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 84 ], + [ "VNB", 412 ], + [ "VPB", 84 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_149", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_148", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_147", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_146", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_145", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_144", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_143", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_142", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_161", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_183", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_160", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ], + [ + "sky130_fd_sc_hd__buf_8_182", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 412 ], + [ "VPWR", 50 ], + [ "VNB", 412 ], + [ "VPB", 50 ] + ] + ] + ], [ + [ + "\\signal_buffers[9] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[94] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[92] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[90] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[88] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[86] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[83] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[80] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[7] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[77] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[74] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[70] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[66] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[62] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[58] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[54] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[50] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[45] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[40] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[34] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[28] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[22] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[195] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[193] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[191] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[18] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[189] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[187] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[185] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[183] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[181] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[178] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[175] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[172] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[169] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[165] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[161] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[15] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[157] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[153] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[149] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[145] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[140] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[135] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[12] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[129] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[123] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[117] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[113] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[110] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[107] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[104] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[102] ", + [ + [ "A", 2 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[99] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[98] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[97] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[96] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[95] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[5] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[4] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[3] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[2] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[1] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[100] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[0] ", + [ + [ "A", 1 ], + [ "X", 1 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[93] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[91] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[8] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[89] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[87] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[84] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[81] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[78] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[75] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[71] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[6] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[67] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[63] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[59] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[55] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[51] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[46] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[41] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[35] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[29] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[23] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[19] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[194] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[192] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[190] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[188] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[186] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[184] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[182] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[179] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[176] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[173] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[170] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[16] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[166] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[162] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[158] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[154] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[150] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[146] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[141] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[13] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[136] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[130] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[124] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[118] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[114] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[111] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[10] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[108] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[105] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[103] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[101] ", + [ + [ "A", 1 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[85] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[82] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[79] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[76] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[73] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[72] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[69] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[68] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[65] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[64] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[61] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[60] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[57] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[56] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[53] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[52] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[49] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[48] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[47] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[44] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[43] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[42] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[39] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[38] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[37] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[36] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[33] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[32] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[31] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[30] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[27] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[26] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[25] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[24] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[21] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[20] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[180] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[17] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[177] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[174] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[171] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[168] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[167] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[164] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[163] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[160] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[159] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[156] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[155] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[152] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[151] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[14] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[148] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[147] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[144] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[143] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[142] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[139] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[138] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[137] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[134] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[133] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[132] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[131] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[128] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[127] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[126] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[125] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[122] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[121] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[120] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[11] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[119] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[116] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[115] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[112] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[109] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ], + [ + "\\signal_buffers[106] ", + [ + [ "A", 2 ], + [ "X", 2 ], + [ "VGND", 394 ], + [ "VPWR", 394 ], + [ "VNB", 394 ], + [ "VPB", 394 ] + ] + ] + ] + ] + ] + }, + { + "name": [ + "mgmt_protect", + "mgmt_protect" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__diode_2", 3181], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__buf_6", 1432], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__and2_4", 211], + ["sky130_fd_sc_hd__and3b_4", 102], + ["sky130_fd_sc_hd__and2_2", 101], + ["sky130_fd_sc_hd__nand2_8", 51], + ["sky130_fd_sc_hd__nand2_2", 34], + ["sky130_fd_sc_hd__buf_8", 559], + ["sky130_fd_sc_hd__clkinv_8", 19], + ["sky130_fd_sc_hd__clkinv_2", 44], + ["sky130_fd_sc_hd__clkbuf_4", 220], + ["sky130_fd_sc_hd__buf_4", 85], + ["sky130_fd_sc_hd__clkinv_4", 35], + ["sky130_fd_sc_hd__and3b_2", 21], + ["sky130_fd_sc_hd__and2_1", 21], + ["sky130_fd_sc_hd__nand2_4", 66], + ["sky130_fd_sc_hd__inv_2", 58], + ["sky130_fd_sc_hd__clkbuf_8", 12], + ["sky130_fd_sc_hd__and3b_1", 5], + ["sky130_fd_sc_hd__nand2_1", 13], + ["sky130_fd_sc_hd__inv_4", 3], + ["sky130_fd_sc_hd__inv_12", 5], + ["mprj2_logic_high", 1], + ["mprj_logic_high", 1], + ["mgmt_protect_hv", 1], + ["sky130_fd_sc_hd__bufbuf_8", 4], + ["sky130_fd_sc_hd__and2b_4", 1 ] + ], [ + ["sky130_fd_sc_hd__diode_2", 3181 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__buf_6", 1432 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__and2_4", 211 ], + ["sky130_fd_sc_hd__and3b_4", 102 ], + ["sky130_fd_sc_hd__and2_2", 101 ], + ["sky130_fd_sc_hd__nand2_8", 51 ], + ["sky130_fd_sc_hd__nand2_2", 34 ], + ["sky130_fd_sc_hd__buf_8", 559 ], + ["sky130_fd_sc_hd__clkinv_8", 19 ], + ["sky130_fd_sc_hd__clkinv_2", 44 ], + ["sky130_fd_sc_hd__clkbuf_4", 220 ], + ["sky130_fd_sc_hd__buf_4", 85 ], + ["sky130_fd_sc_hd__clkinv_4", 35 ], + ["sky130_fd_sc_hd__and3b_2", 21 ], + ["sky130_fd_sc_hd__and2_1", 21 ], + ["sky130_fd_sc_hd__nand2_4", 66 ], + ["sky130_fd_sc_hd__inv_2", 58 ], + ["sky130_fd_sc_hd__clkbuf_8", 12 ], + ["sky130_fd_sc_hd__and3b_1", 5 ], + ["sky130_fd_sc_hd__nand2_1", 13 ], + ["sky130_fd_sc_hd__inv_4", 3 ], + ["sky130_fd_sc_hd__inv_12", 5 ], + ["mprj2_logic_high", 1 ], + ["mprj_logic_high", 1 ], + ["mgmt_protect_hv", 1 ], + ["sky130_fd_sc_hd__bufbuf_8", 4 ], + ["sky130_fd_sc_hd__and2b_4", 1 ] + ] + ], + "nets": [ + 4204, + 4204 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "vccd2", + "vssd2", + "vccd1", + "vssd1", + "vdda1", + "vdda2", + "vssa2", + "vssa1", + "la_data_in_mprj[23]", + "la_data_in_mprj[7]", + "la_oenb_core[68]", + "la_data_in_mprj[22]", + "la_data_in_mprj[38]", + "la_oenb_core[36]", + "la_oenb_core[37]", + "la_oenb_core[47]", + "la_oenb_core[78]", + "mprj_adr_o_user[21]", + "mprj_adr_o_user[29]", + "mprj_adr_o_user[28]", + "mprj_adr_o_user[27]", + "mprj_adr_o_user[26]", + "mprj_adr_o_user[25]", + "mprj_adr_o_user[24]", + "mprj_adr_o_user[30]", + "mprj_adr_o_user[31]", + "mprj_adr_o_user[1]", + "mprj_adr_o_user[0]", + "mprj_adr_o_user[5]", + "mprj_adr_o_user[4]", + "mprj_adr_o_user[3]", + "mprj_adr_o_user[2]", + "la_data_in_mprj[105]", + "la_data_in_mprj[103]", + "la_data_in_mprj[104]", + "la_data_in_mprj[44]", + "la_data_in_mprj[30]", + "la_data_in_mprj[45]", + "la_data_in_mprj[70]", + "la_data_in_mprj[69]", + "la_data_in_mprj[68]", + "la_data_in_mprj[41]", + "la_data_in_mprj[32]", + "la_data_in_mprj[102]", + "la_data_in_mprj[71]", + "la_data_in_mprj[72]", + "la_data_in_mprj[73]", + "la_data_in_mprj[74]", + "la_data_in_mprj[91]", + "la_data_in_mprj[92]", + "la_data_in_mprj[95]", + "la_data_in_mprj[93]", + "la_data_in_mprj[101]", + "la_data_in_mprj[94]", + "user2_vdd_powergood", + "la_oenb_core[32]", + "la_oenb_core[35]", + "la_oenb_core[43]", + "la_oenb_core[46]", + "la_oenb_core[48]", + "user1_vdd_powergood", + "la_oenb_core[31]", + "la_oenb_core[40]", + "user_clock2", + "mprj_sel_o_user[3]", + "mprj_sel_o_user[2]", + "mprj_sel_o_user[0]", + "mprj_sel_o_user[1]", + "mprj_dat_o_user[22]", + "mprj_dat_o_user[24]", + "mprj_dat_o_user[23]", + "mprj_dat_o_user[31]", + "mprj_dat_o_user[26]", + "mprj_dat_o_user[27]", + "mprj_dat_o_user[25]", + "mprj_dat_i_core[3]", + "mprj_dat_o_user[28]", + "mprj_dat_o_user[29]", + "mprj_dat_o_user[30]", + "mprj_dat_i_core[7]", + "mprj_we_o_user", + "la_data_in_mprj[28]", + "la_data_in_mprj[127]", + "la_data_in_mprj[29]", + "la_data_in_mprj[27]", + "la_data_in_mprj[42]", + "la_data_in_mprj[31]", + "la_data_in_mprj[43]", + "la_data_in_mprj[21]", + "la_data_in_mprj[126]", + "la_data_in_mprj[39]", + "la_data_in_mprj[18]", + "la_data_in_mprj[49]", + "la_data_in_mprj[17]", + "la_data_in_mprj[125]", + "la_data_in_mprj[19]", + "la_data_in_mprj[20]", + "la_data_in_mprj[46]", + "la_data_in_mprj[67]", + "la_data_in_mprj[40]", + "la_data_in_mprj[33]", + "la_data_in_mprj[47]", + "la_data_in_mprj[48]", + "la_data_in_mprj[75]", + "la_data_in_mprj[89]", + "la_data_in_mprj[90]", + "la_data_in_mprj[106]", + "la_data_in_mprj[96]", + "la_data_in_mprj[107]", + "la_data_in_mprj[100]", + "la_data_in_mprj[76]", + "la_data_in_mprj[98]", + "la_data_in_mprj[88]", + "la_data_in_mprj[99]", + "la_data_in_mprj[77]", + "la_data_in_mprj[97]", + "la_data_in_mprj[123]", + "la_data_in_mprj[117]", + "la_data_in_mprj[115]", + "la_data_in_mprj[116]", + "la_data_in_mprj[122]", + "la_data_in_mprj[34]", + "la_data_in_mprj[50]", + "la_data_in_mprj[64]", + "la_data_in_mprj[66]", + "la_oenb_core[102]", + "la_oenb_core[103]", + "la_oenb_core[107]", + "la_oenb_core[106]", + "la_oenb_core[108]", + "la_oenb_core[109]", + "la_oenb_core[110]", + "la_oenb_core[111]", + "la_oenb_core[122]", + "la_oenb_core[101]", + "la_oenb_core[104]", + "la_oenb_core[105]", + "la_oenb_core[123]", + "la_oenb_core[124]", + "la_oenb_core[125]", + "la_oenb_core[27]", + "la_oenb_core[29]", + "la_oenb_core[51]", + "la_oenb_core[54]", + "la_oenb_core[59]", + "la_oenb_core[62]", + "la_oenb_core[100]", + "la_oenb_core[63]", + "la_oenb_core[74]", + "la_oenb_core[73]", + "la_oenb_core[80]", + "la_oenb_core[81]", + "la_oenb_core[72]", + "la_oenb_core[79]", + "la_oenb_core[75]", + "la_oenb_core[76]", + "la_oenb_core[77]", + "la_oenb_core[82]", + "la_oenb_core[83]", + "la_oenb_core[84]", + "la_oenb_core[85]", + "la_oenb_core[86]", + "la_oenb_core[116]", + "la_oenb_core[87]", + "la_oenb_core[88]", + "la_oenb_core[93]", + "la_oenb_core[92]", + "la_oenb_core[64]", + "la_oenb_core[97]", + "la_oenb_core[98]", + "la_oenb_core[94]", + "la_oenb_core[95]", + "la_oenb_core[117]", + "la_oenb_core[113]", + "la_oenb_core[118]", + "la_oenb_core[115]", + "la_oenb_core[114]", + "la_oenb_core[71]", + "la_oenb_core[112]", + "la_oenb_core[121]", + "la_oenb_core[120]", + "la_oenb_core[119]", + "la_oenb_core[96]", + "la_oenb_core[99]", + "la_data_in_core[32]", + "la_data_in_core[100]", + "la_data_in_core[107]", + "la_data_in_core[125]", + "la_data_in_core[33]", + "la_data_in_core[62]", + "la_data_in_core[31]", + "la_data_in_core[30]", + "la_data_in_core[29]", + "la_data_in_core[101]", + "la_data_in_core[124]", + "la_data_in_core[105]", + "la_data_in_core[104]", + "la_data_in_core[123]", + "la_data_in_core[122]", + "la_data_in_core[108]", + "la_data_in_core[106]", + "la_data_in_core[96]", + "la_data_in_core[99]", + "la_oenb_core[61]", + "la_oenb_core[8]", + "la_oenb_core[126]", + "la_oenb_core[57]", + "la_oenb_core[25]", + "la_oenb_core[15]", + "la_oenb_core[7]", + "la_oenb_core[44]", + "la_oenb_core[91]", + "la_oenb_core[12]", + "mprj_adr_o_user[18]", + "mprj_cyc_o_user", + "la_data_in_core[109]", + "la_data_in_core[110]", + "la_data_in_core[111]", + "la_data_in_core[117]", + "la_data_in_core[112]", + "la_data_in_core[120]", + "la_data_in_core[121]", + "la_data_in_core[119]", + "la_data_in_core[65]", + "la_data_in_core[69]", + "la_data_in_core[70]", + "la_data_in_core[67]", + "la_data_in_core[66]", + "la_data_in_core[71]", + "la_data_in_core[64]", + "la_data_in_core[63]", + "la_data_in_core[113]", + "la_data_in_core[118]", + "la_data_in_core[115]", + "la_data_in_core[114]", + "la_data_in_core[73]", + "la_data_in_core[78]", + "la_data_in_core[79]", + "la_data_in_core[77]", + "la_data_in_core[76]", + "la_data_in_core[75]", + "la_data_in_core[74]", + "la_data_in_core[72]", + "la_data_in_core[80]", + "la_data_in_core[81]", + "la_data_in_core[82]", + "la_data_in_core[84]", + "la_data_in_core[83]", + "la_data_in_core[116]", + "la_data_in_core[88]", + "la_data_in_core[87]", + "la_data_in_core[86]", + "la_data_in_core[85]", + "la_data_in_core[98]", + "la_data_in_core[97]", + "la_data_in_core[35]", + "la_data_in_core[13]", + "la_data_in_core[4]", + "la_data_in_core[39]", + "la_data_in_core[51]", + "la_data_in_core[38]", + "la_data_in_core[57]", + "la_data_in_core[37]", + "la_data_in_core[36]", + "la_data_in_core[11]", + "la_data_in_core[17]", + "la_data_in_core[127]", + "la_data_in_core[126]", + "la_data_in_core[42]", + "la_data_in_core[41]", + "la_data_in_core[60]", + "la_data_in_core[50]", + "la_data_in_core[19]", + "la_data_in_core[20]", + "la_data_in_core[93]", + "la_data_in_core[92]", + "la_data_in_core[91]", + "la_data_in_core[90]", + "la_data_in_core[102]", + "la_data_in_core[103]", + "la_data_in_core[12]", + "la_data_in_core[25]", + "la_data_in_core[44]", + "la_data_in_core[34]", + "la_data_in_core[43]", + "la_data_in_core[61]", + "la_data_in_core[40]", + "la_data_in_core[8]", + "la_data_in_core[15]", + "la_data_in_core[7]", + "la_data_in_core[21]", + "la_data_in_core[22]", + "la_data_in_core[24]", + "la_data_in_core[14]", + "la_data_in_core[0]", + "la_data_in_core[5]", + "la_data_in_core[3]", + "la_data_in_core[89]", + "la_data_in_core[59]", + "la_data_in_core[49]", + "la_data_in_core[48]", + "la_data_in_core[28]", + "la_data_in_core[23]", + "la_data_in_core[6]", + "la_data_in_core[2]", + "la_data_in_core[1]", + "la_data_in_core[18]", + "la_data_in_core[47]", + "la_data_in_core[27]", + "la_data_in_core[46]", + "la_data_in_core[45]", + "la_data_in_core[94]", + "la_data_in_core[95]", + "la_data_in_core[16]", + "la_data_in_core[10]", + "la_data_in_core[9]", + "la_oenb_core[60]", + "la_oenb_core[20]", + "la_oenb_core[19]", + "la_oenb_core[38]", + "la_oenb_core[26]", + "la_oenb_core[55]", + "la_oenb_core[45]", + "la_oenb_core[28]", + "la_oenb_core[34]", + "la_oenb_core[33]", + "la_oenb_core[18]", + "la_oenb_core[23]", + "la_oenb_core[2]", + "la_oenb_core[1]", + "la_oenb_core[6]", + "la_oenb_core[42]", + "la_oenb_core[14]", + "la_oenb_core[21]", + "la_oenb_core[22]", + "la_oenb_core[24]", + "la_oenb_core[5]", + "la_oenb_core[0]", + "la_oenb_core[3]", + "la_oenb_core[89]", + "la_oenb_core[127]", + "la_oenb_core[17]", + "la_oenb_core[90]", + "la_oenb_core[11]", + "la_oenb_core[10]", + "la_oenb_core[16]", + "la_oenb_core[9]", + "mprj_adr_o_user[20]", + "la_data_in_core[58]", + "la_data_in_core[26]", + "la_data_in_core[52]", + "la_data_in_core[53]", + "la_data_in_core[54]", + "la_data_in_core[55]", + "la_data_in_core[56]", + "la_oenb_core[41]", + "la_oenb_core[49]", + "la_oenb_core[53]", + "la_oenb_core[56]", + "mprj_adr_o_user[19]", + "mprj_adr_o_user[23]", + "mprj_adr_o_user[7]", + "mprj_adr_o_user[16]", + "mprj_adr_o_user[8]", + "mprj_adr_o_user[15]", + "la_oenb_core[39]", + "la_oenb_core[13]", + "la_oenb_core[4]", + "mprj_dat_i_core[1]", + "mprj_dat_i_core[8]", + "la_oenb_core[58]", + "mprj_adr_o_user[12]", + "mprj_adr_o_user[14]", + "mprj_adr_o_user[17]", + "mprj_adr_o_user[6]", + "mprj_adr_o_user[9]", + "mprj_dat_o_user[2]", + "mprj_adr_o_user[13]", + "mprj_adr_o_user[22]", + "mprj_dat_o_user[1]", + "mprj_dat_o_user[0]", + "mprj_adr_o_user[11]", + "mprj_dat_o_user[3]", + "mprj_dat_o_user[7]", + "mprj_dat_o_user[6]", + "la_oenb_core[50]", + "la_oenb_core[52]", + "mprj_adr_o_user[10]", + "mprj_dat_o_user[4]", + "mprj_dat_o_user[5]", + "mprj_dat_o_user[13]", + "mprj_dat_o_user[14]", + "mprj_stb_o_user", + "mprj_dat_o_user[12]", + "mprj_dat_o_user[11]", + "mprj_dat_o_user[10]", + "mprj_dat_o_user[9]", + "mprj_dat_o_user[8]", + "mprj_dat_o_user[17]", + "mprj_dat_o_user[18]", + "mprj_dat_o_user[19]", + "mprj_dat_o_user[20]", + "mprj_dat_o_user[21]", + "mprj_dat_o_user[15]", + "mprj_dat_o_user[16]", + "user1_vcc_powergood", + "mprj_dat_i_core[23]", + "mprj_dat_i_core[29]", + "mprj_dat_i_core[30]", + "mprj_dat_i_core[28]", + "mprj_dat_i_core[31]", + "mprj_dat_i_core[25]", + "mprj_dat_i_core[26]", + "mprj_dat_i_core[22]", + "mprj_dat_i_core[24]", + "mprj_dat_i_core[27]", + "mprj_dat_i_core[5]", + "mprj_dat_i_core[6]", + "mprj_dat_i_core[4]", + "mprj_dat_i_core[19]", + "mprj_dat_i_core[18]", + "mprj_dat_i_core[2]", + "mprj_dat_i_core[14]", + "mprj_dat_i_core[13]", + "mprj_dat_i_core[12]", + "mprj_dat_i_core[11]", + "mprj_dat_i_core[17]", + "mprj_dat_i_core[16]", + "mprj_dat_i_core[15]", + "mprj_dat_i_core[20]", + "mprj_dat_i_core[21]", + "mprj_dat_i_core[0]", + "mprj_ack_i_core", + "mprj_dat_i_core[10]", + "mprj_dat_i_core[9]", + "user2_vcc_powergood", + "user_clock", + "la_data_in_core[68]", + "la_data_in_mprj[57]", + "la_data_in_mprj[58]", + "la_data_in_mprj[59]", + "la_data_in_mprj[60]", + "la_data_in_mprj[6]", + "la_data_in_mprj[10]", + "la_data_in_mprj[1]", + "la_data_in_mprj[2]", + "la_data_in_mprj[3]", + "la_data_in_mprj[0]", + "la_data_in_mprj[5]", + "user_reset", + "la_data_in_mprj[118]", + "la_data_in_mprj[114]", + "la_data_in_mprj[119]", + "la_data_in_mprj[121]", + "la_data_in_mprj[120]", + "la_data_in_mprj[15]", + "la_data_in_mprj[13]", + "la_data_in_mprj[16]", + "la_data_in_mprj[51]", + "la_data_in_mprj[62]", + "la_data_in_mprj[63]", + "la_data_in_mprj[65]", + "la_data_in_mprj[78]", + "la_data_in_mprj[79]", + "la_data_in_mprj[87]", + "la_data_in_mprj[82]", + "la_data_in_mprj[83]", + "la_data_in_mprj[84]", + "la_data_in_mprj[85]", + "la_data_in_mprj[108]", + "la_data_in_mprj[8]", + "la_data_in_mprj[14]", + "la_data_in_mprj[124]", + "la_data_in_mprj[12]", + "la_data_in_mprj[35]", + "la_data_in_mprj[24]", + "la_data_in_mprj[4]", + "la_data_in_mprj[26]", + "la_data_in_mprj[25]", + "user_irq[0]", + "la_data_in_mprj[36]", + "la_data_in_mprj[37]", + "user_irq[2]", + "user_irq[1]", + "la_data_in_mprj[111]", + "la_data_in_mprj[110]", + "la_data_in_mprj[109]", + "la_data_in_mprj[113]", + "la_data_in_mprj[112]", + "la_data_in_mprj[52]", + "la_data_in_mprj[53]", + "la_data_in_mprj[54]", + "la_data_in_mprj[61]", + "la_data_in_mprj[80]", + "la_data_in_mprj[81]", + "la_data_in_mprj[86]", + "la_data_in_mprj[11]", + "la_data_in_mprj[55]", + "la_data_in_mprj[56]", + "la_data_in_mprj[9]", + "la_oenb_core[30]", + "la_oenb_core[69]", + "la_oenb_core[65]", + "la_oenb_core[70]", + "la_oenb_core[67]", + "la_oenb_core[66]", + "la_data_out_core[28]", + "la_data_out_core[29]", + "la_data_out_core[27]", + "la_data_out_core[127]", + "la_data_out_core[31]", + "la_data_out_core[43]", + "la_data_out_core[42]", + "la_data_out_core[38]", + "la_data_out_core[22]", + "la_data_out_core[24]", + "la_data_out_core[4]", + "la_data_out_core[23]", + "la_data_out_core[58]", + "la_data_out_core[59]", + "la_data_out_core[60]", + "la_data_out_core[36]", + "la_data_out_core[37]", + "la_data_out_core[26]", + "user_irq_core[0]", + "la_data_out_core[25]", + "la_data_out_core[126]", + "la_data_out_core[61]", + "la_data_out_core[21]", + "user_irq_core[2]", + "user_irq_core[1]", + "la_data_out_core[6]", + "la_data_out_core[10]", + "la_data_out_core[0]", + "la_data_out_core[5]", + "la_data_out_core[1]", + "la_data_out_core[2]", + "la_data_out_core[3]", + "la_data_out_core[13]", + "la_data_out_core[15]", + "la_data_out_core[44]", + "la_data_out_core[52]", + "la_data_out_core[53]", + "la_data_out_core[17]", + "la_data_out_core[125]", + "la_data_out_core[19]", + "la_data_out_core[20]", + "la_data_out_core[67]", + "la_data_out_core[46]", + "la_data_out_core[50]", + "la_data_out_core[64]", + "la_data_out_core[66]", + "la_data_out_core[30]", + "la_data_out_core[45]", + "la_data_out_core[68]", + "la_data_out_core[70]", + "la_data_out_core[69]", + "la_data_out_core[18]", + "la_data_out_core[49]", + "la_data_out_core[16]", + "la_data_out_core[51]", + "la_data_out_core[62]", + "la_data_out_core[63]", + "la_data_out_core[65]", + "la_data_out_core[57]", + "la_data_out_core[12]", + "la_data_out_core[7]", + "la_data_out_core[121]", + "la_data_out_core[122]", + "la_data_out_core[123]", + "la_data_out_core[97]", + "la_data_out_core[77]", + "la_data_out_core[95]", + "la_data_out_core[91]", + "la_data_out_core[92]", + "la_data_out_core[120]", + "la_data_out_core[35]", + "la_data_out_core[88]", + "la_data_out_core[99]", + "la_data_out_core[98]", + "la_data_out_core[9]", + "la_data_out_core[11]", + "la_data_out_core[39]", + "la_data_out_core[78]", + "la_data_out_core[55]", + "la_data_out_core[56]", + "mprj_dat_i_user[12]", + "mprj_dat_i_user[13]", + "mprj_dat_i_user[14]", + "la_data_out_core[105]", + "mprj_dat_i_user[23]", + "la_data_out_core[114]", + "la_data_out_core[118]", + "la_data_out_core[119]", + "la_data_out_core[106]", + "la_data_out_core[96]", + "la_data_out_core[117]", + "la_data_out_core[115]", + "la_data_out_core[116]", + "la_data_out_core[89]", + "la_data_out_core[90]", + "la_data_out_core[113]", + "la_data_out_core[112]", + "la_data_out_core[103]", + "la_data_out_core[104]", + "la_data_out_core[110]", + "la_data_out_core[109]", + "la_data_out_core[111]", + "la_data_out_core[84]", + "la_data_out_core[83]", + "la_data_out_core[82]", + "la_data_out_core[85]", + "la_data_out_core[86]", + "la_data_out_core[81]", + "la_data_out_core[107]", + "la_data_out_core[100]", + "la_data_out_core[76]", + "la_data_out_core[41]", + "la_data_out_core[93]", + "la_data_out_core[40]", + "la_data_out_core[54]", + "la_data_out_core[79]", + "la_data_out_core[80]", + "la_data_out_core[87]", + "mprj_dat_i_user[24]", + "la_data_out_core[14]", + "la_data_out_core[124]", + "la_data_out_core[101]", + "la_data_out_core[94]", + "la_data_out_core[108]", + "la_data_out_core[8]", + "la_data_out_core[32]", + "la_data_out_core[102]", + "la_data_out_core[71]", + "la_data_out_core[72]", + "la_data_out_core[73]", + "la_data_out_core[74]", + "la_data_out_core[33]", + "la_data_out_core[47]", + "la_data_out_core[48]", + "la_data_out_core[75]", + "la_data_out_core[34]", + "mprj_dat_i_user[22]", + "mprj_dat_i_user[26]", + "mprj_dat_i_user[25]", + "mprj_dat_i_user[19]", + "mprj_dat_i_user[18]", + "mprj_dat_i_user[2]", + "mprj_dat_i_user[29]", + "mprj_dat_i_user[28]", + "mprj_dat_i_user[30]", + "mprj_dat_i_user[31]", + "mprj_dat_i_user[3]", + "mprj_dat_i_user[27]", + "mprj_dat_i_user[5]", + "mprj_dat_i_user[4]", + "mprj_dat_i_user[6]", + "mprj_dat_i_user[11]", + "mprj_dat_i_user[7]", + "mprj_dat_i_user[17]", + "mprj_dat_i_user[16]", + "mprj_dat_i_user[15]", + "mprj_dat_i_user[20]", + "mprj_dat_i_user[21]", + "mprj_dat_i_user[8]", + "mprj_dat_i_user[0]", + "mprj_dat_i_user[10]", + "mprj_dat_i_user[9]", + "mprj_ack_i_user", + "mprj_dat_i_user[1]", + "la_oenb_mprj[46]", + "la_oenb_mprj[48]", + "la_oenb_mprj[54]", + "la_oenb_mprj[107]", + "la_oenb_mprj[7]", + "la_oenb_mprj[15]", + "la_oenb_mprj[12]", + "la_oenb_mprj[103]", + "la_oenb_mprj[102]", + "la_oenb_mprj[109]", + "la_oenb_mprj[110]", + "la_oenb_mprj[111]", + "la_oenb_mprj[27]", + "la_oenb_mprj[106]", + "la_oenb_mprj[108]", + "la_oenb_mprj[126]", + "la_oenb_mprj[38]", + "la_oenb_mprj[17]", + "la_oenb_mprj[127]", + "la_oenb_mprj[90]", + "la_oenb_mprj[125]", + "la_oenb_mprj[33]", + "la_oenb_mprj[19]", + "la_oenb_mprj[20]", + "la_oenb_mprj[42]", + "la_oenb_mprj[60]", + "la_oenb_mprj[61]", + "la_oenb_mprj[45]", + "la_oenb_mprj[14]", + "la_oenb_mprj[0]", + "la_oenb_mprj[3]", + "la_oenb_mprj[5]", + "la_oenb_mprj[89]", + "la_oenb_mprj[24]", + "la_oenb_mprj[22]", + "la_oenb_mprj[21]", + "la_oenb_mprj[57]", + "la_oenb_mprj[8]", + "la_oenb_mprj[47]", + "la_oenb_mprj[78]", + "la_oenb_mprj[59]", + "la_oenb_mprj[94]", + "la_oenb_mprj[95]", + "la_oenb_mprj[40]", + "la_oenb_mprj[43]", + "la_oenb_mprj[36]", + "la_oenb_mprj[37]", + "la_oenb_mprj[92]", + "la_oenb_mprj[93]", + "la_oenb_mprj[31]", + "la_oenb_mprj[122]", + "la_oenb_mprj[11]", + "la_oenb_mprj[50]", + "la_oenb_mprj[9]", + "la_oenb_mprj[10]", + "la_oenb_mprj[16]", + "la_oenb_mprj[101]", + "la_oenb_mprj[104]", + "la_oenb_mprj[105]", + "la_oenb_mprj[123]", + "la_oenb_mprj[124]", + "la_oenb_mprj[26]", + "la_oenb_mprj[55]", + "la_oenb_mprj[25]", + "la_oenb_mprj[44]", + "la_oenb_mprj[49]", + "la_oenb_mprj[53]", + "la_oenb_mprj[56]", + "la_oenb_mprj[52]", + "la_oenb_mprj[28]", + "la_oenb_mprj[34]", + "la_oenb_mprj[1]", + "la_oenb_mprj[2]", + "la_oenb_mprj[23]", + "la_oenb_mprj[18]", + "la_oenb_mprj[6]", + "la_oenb_mprj[91]", + "la_oenb_mprj[41]", + "la_iena_mprj[126]", + "la_data_out_mprj[52]", + "la_data_out_mprj[53]", + "la_data_out_mprj[54]", + "la_data_out_mprj[55]", + "la_data_out_mprj[56]", + "la_data_out_mprj[110]", + "la_data_out_mprj[111]", + "la_data_out_mprj[120]", + "la_data_out_mprj[119]", + "la_data_out_mprj[121]", + "la_data_out_mprj[79]", + "la_data_out_mprj[77]", + "la_data_out_mprj[76]", + "la_data_out_mprj[75]", + "la_data_out_mprj[74]", + "la_data_out_mprj[72]", + "la_iena_mprj[120]", + "la_iena_mprj[21]", + "la_iena_mprj[29]", + "la_iena_mprj[27]", + "la_iena_mprj[127]", + "la_iena_mprj[19]", + "la_iena_mprj[20]", + "la_iena_mprj[125]", + "la_iena_mprj[45]", + "la_iena_mprj[64]", + "la_iena_mprj[66]", + "la_iena_mprj[67]", + "la_iena_mprj[46]", + "la_iena_mprj[70]", + "la_iena_mprj[69]", + "la_iena_mprj[68]", + "la_iena_mprj[18]", + "la_iena_mprj[44]", + "la_iena_mprj[49]", + "la_data_out_mprj[58]", + "la_iena_mprj[101]", + "la_iena_mprj[119]", + "la_iena_mprj[121]", + "la_iena_mprj[122]", + "la_iena_mprj[123]", + "la_iena_mprj[47]", + "mprj_sel_o_core[3]", + "la_oenb_mprj[30]", + "la_oenb_mprj[32]", + "la_oenb_mprj[35]", + "la_oenb_mprj[51]", + "la_oenb_mprj[58]", + "la_oenb_mprj[100]", + "la_oenb_mprj[29]", + "la_oenb_mprj[62]", + "la_oenb_mprj[66]", + "la_oenb_mprj[67]", + "la_oenb_mprj[70]", + "la_oenb_mprj[117]", + "la_oenb_mprj[63]", + "la_oenb_mprj[97]", + "la_oenb_mprj[98]", + "la_oenb_mprj[112]", + "la_oenb_mprj[120]", + "la_oenb_mprj[119]", + "la_oenb_mprj[121]", + "la_oenb_mprj[113]", + "la_oenb_mprj[114]", + "la_oenb_mprj[115]", + "la_oenb_mprj[118]", + "la_oenb_mprj[64]", + "la_oenb_mprj[71]", + "la_oenb_mprj[96]", + "la_oenb_mprj[99]", + "la_oenb_mprj[73]", + "la_oenb_mprj[80]", + "la_oenb_mprj[81]", + "la_oenb_mprj[72]", + "la_oenb_mprj[74]", + "la_oenb_mprj[75]", + "la_oenb_mprj[76]", + "la_oenb_mprj[77]", + "la_oenb_mprj[79]", + "la_data_out_mprj[65]", + "la_data_out_mprj[66]", + "la_data_out_mprj[67]", + "la_data_out_mprj[70]", + "la_data_out_mprj[81]", + "la_data_out_mprj[80]", + "la_data_out_mprj[113]", + "la_data_out_mprj[114]", + "la_data_out_mprj[115]", + "la_data_out_mprj[118]", + "la_data_out_mprj[63]", + "la_data_out_mprj[64]", + "la_data_out_mprj[71]", + "la_iena_mprj[28]", + "mprj_dat_o_core[29]", + "mprj_dat_o_core[30]", + "caravel_rstn", + "mprj_adr_o_core[22]", + "mprj_adr_o_core[0]", + "mprj_adr_o_core[31]", + "mprj_adr_o_core[9]", + "mprj_adr_o_core[6]", + "mprj_iena_wb", + "mprj_dat_o_core[10]", + "mprj_dat_o_core[11]", + "mprj_dat_o_core[12]", + "mprj_dat_o_core[14]", + "mprj_dat_o_core[13]", + "mprj_dat_o_core[16]", + "mprj_dat_o_core[15]", + "mprj_dat_o_core[17]", + "mprj_dat_o_core[8]", + "mprj_dat_o_core[9]", + "mprj_stb_o_core", + "la_oenb_mprj[68]", + "la_oenb_mprj[69]", + "la_oenb_mprj[65]", + "la_oenb_mprj[84]", + "la_oenb_mprj[88]", + "la_oenb_mprj[116]", + "la_oenb_mprj[86]", + "la_oenb_mprj[85]", + "la_oenb_mprj[87]", + "la_oenb_mprj[83]", + "la_oenb_mprj[82]", + "la_data_out_mprj[68]", + "la_data_out_mprj[69]", + "la_data_out_mprj[83]", + "la_data_out_mprj[84]", + "la_data_out_mprj[116]", + "la_data_out_mprj[85]", + "la_data_out_mprj[86]", + "la_data_out_mprj[87]", + "la_data_out_mprj[88]", + "la_data_out_mprj[82]", + "la_data_out_mprj[117]", + "mprj_dat_o_core[23]", + "mprj_dat_o_core[24]", + "mprj_dat_o_core[28]", + "mprj_dat_o_core[25]", + "mprj_dat_o_core[27]", + "mprj_dat_o_core[26]", + "mprj_dat_o_core[31]", + "mprj_adr_o_core[13]", + "mprj_dat_o_core[2]", + "mprj_adr_o_core[11]", + "mprj_dat_o_core[3]", + "mprj_dat_o_core[6]", + "mprj_dat_o_core[7]", + "mprj_adr_o_core[10]", + "mprj_dat_o_core[4]", + "mprj_dat_o_core[5]", + "mprj_adr_o_core[14]", + "mprj_adr_o_core[17]", + "mprj_adr_o_core[12]", + "mprj_adr_o_core[20]", + "mprj_adr_o_core[23]", + "mprj_adr_o_core[19]", + "mprj_adr_o_core[18]", + "mprj_adr_o_core[16]", + "mprj_adr_o_core[7]", + "mprj_cyc_o_core", + "mprj_adr_o_core[1]", + "mprj_adr_o_core[2]", + "mprj_adr_o_core[3]", + "mprj_adr_o_core[4]", + "mprj_adr_o_core[5]", + "mprj_adr_o_core[15]", + "mprj_adr_o_core[21]", + "mprj_adr_o_core[8]", + "mprj_adr_o_core[24]", + "mprj_adr_o_core[25]", + "mprj_adr_o_core[26]", + "mprj_adr_o_core[27]", + "mprj_adr_o_core[28]", + "mprj_adr_o_core[29]", + "mprj_adr_o_core[30]", + "mprj_dat_o_core[0]", + "mprj_dat_o_core[1]", + "mprj_dat_o_core[18]", + "mprj_dat_o_core[19]", + "mprj_dat_o_core[20]", + "mprj_dat_o_core[21]", + "mprj_dat_o_core[22]", + "mprj_we_o_core", + "la_data_out_mprj[39]", + "la_data_out_mprj[13]", + "la_data_out_mprj[4]", + "la_iena_mprj[35]", + "la_iena_mprj[54]", + "la_iena_mprj[55]", + "la_iena_mprj[56]", + "la_iena_mprj[57]", + "la_iena_mprj[77]", + "la_iena_mprj[90]", + "la_iena_mprj[93]", + "la_data_out_mprj[51]", + "la_iena_mprj[4]", + "la_iena_mprj[1]", + "la_iena_mprj[2]", + "la_iena_mprj[3]", + "user_irq_ena[1]", + "la_iena_mprj[10]", + "la_iena_mprj[0]", + "la_iena_mprj[5]", + "la_data_out_mprj[102]", + "la_data_out_mprj[103]", + "la_data_out_mprj[11]", + "la_data_out_mprj[126]", + "la_data_out_mprj[127]", + "la_data_out_mprj[17]", + "la_data_out_mprj[19]", + "la_data_out_mprj[20]", + "la_data_out_mprj[41]", + "la_data_out_mprj[42]", + "la_data_out_mprj[50]", + "la_data_out_mprj[60]", + "la_data_out_mprj[90]", + "la_data_out_mprj[91]", + "la_data_out_mprj[92]", + "la_data_out_mprj[93]", + "la_iena_mprj[13]", + "la_iena_mprj[36]", + "la_iena_mprj[37]", + "la_iena_mprj[38]", + "la_iena_mprj[58]", + "la_iena_mprj[59]", + "la_iena_mprj[60]", + "la_iena_mprj[6]", + "la_iena_mprj[96]", + "la_data_out_mprj[112]", + "caravel_clk", + "caravel_clk2", + "la_iena_mprj[117]", + "la_iena_mprj[115]", + "la_iena_mprj[116]", + "la_iena_mprj[111]", + "la_iena_mprj[110]", + "la_iena_mprj[109]", + "la_iena_mprj[34]", + "la_iena_mprj[39]", + "la_iena_mprj[40]", + "la_iena_mprj[41]", + "la_iena_mprj[42]", + "la_iena_mprj[78]", + "la_iena_mprj[7]", + "la_iena_mprj[81]", + "la_iena_mprj[82]", + "la_iena_mprj[83]", + "la_iena_mprj[84]", + "la_iena_mprj[85]", + "la_iena_mprj[86]", + "la_iena_mprj[89]", + "la_iena_mprj[108]", + "la_iena_mprj[8]", + "la_iena_mprj[88]", + "la_iena_mprj[87]", + "la_iena_mprj[92]", + "la_iena_mprj[91]", + "la_iena_mprj[95]", + "la_iena_mprj[9]", + "la_data_out_mprj[32]", + "la_iena_mprj[79]", + "la_iena_mprj[80]", + "la_data_out_mprj[36]", + "la_data_out_mprj[37]", + "la_data_out_mprj[38]", + "la_data_out_mprj[57]", + "la_oenb_mprj[39]", + "la_oenb_mprj[4]", + "la_oenb_mprj[13]", + "la_iena_mprj[15]", + "la_data_out_mprj[35]", + "la_iena_mprj[118]", + "la_iena_mprj[107]", + "la_iena_mprj[113]", + "la_iena_mprj[103]", + "la_iena_mprj[104]", + "la_iena_mprj[112]", + "la_iena_mprj[114]", + "la_iena_mprj[100]", + "la_iena_mprj[31]", + "la_iena_mprj[43]", + "la_iena_mprj[48]", + "la_iena_mprj[71]", + "la_iena_mprj[72]", + "la_iena_mprj[73]", + "la_iena_mprj[74]", + "la_iena_mprj[75]", + "la_iena_mprj[76]", + "la_iena_mprj[94]", + "la_iena_mprj[124]", + "la_iena_mprj[102]", + "la_iena_mprj[32]", + "la_iena_mprj[14]", + "la_iena_mprj[33]", + "la_iena_mprj[12]", + "la_iena_mprj[97]", + "la_iena_mprj[98]", + "la_iena_mprj[11]", + "la_iena_mprj[99]", + "mprj_sel_o_core[0]", + "mprj_sel_o_core[1]", + "la_iena_mprj[61]", + "user_irq_ena[0]", + "la_iena_mprj[26]", + "la_iena_mprj[25]", + "la_iena_mprj[23]", + "user_irq_ena[2]", + "la_data_out_mprj[109]", + "la_data_out_mprj[12]", + "la_data_out_mprj[25]", + "la_data_out_mprj[27]", + "la_data_out_mprj[28]", + "la_data_out_mprj[34]", + "la_data_out_mprj[40]", + "la_data_out_mprj[43]", + "la_data_out_mprj[44]", + "la_data_out_mprj[45]", + "la_data_out_mprj[46]", + "la_data_out_mprj[47]", + "la_data_out_mprj[48]", + "la_data_out_mprj[49]", + "la_data_out_mprj[59]", + "la_data_out_mprj[61]", + "la_data_out_mprj[23]", + "la_data_out_mprj[18]", + "la_data_out_mprj[1]", + "la_data_out_mprj[2]", + "la_data_out_mprj[6]", + "la_data_out_mprj[73]", + "la_data_out_mprj[78]", + "la_data_out_mprj[15]", + "la_data_out_mprj[7]", + "la_data_out_mprj[21]", + "la_data_out_mprj[89]", + "la_data_out_mprj[0]", + "la_data_out_mprj[14]", + "la_data_out_mprj[3]", + "la_data_out_mprj[5]", + "la_data_out_mprj[22]", + "la_data_out_mprj[24]", + "la_data_out_mprj[8]", + "la_data_out_mprj[95]", + "la_data_out_mprj[94]", + "la_data_out_mprj[98]", + "la_data_out_mprj[97]", + "la_data_out_mprj[10]", + "la_data_out_mprj[16]", + "la_data_out_mprj[9]", + "la_iena_mprj[105]", + "la_iena_mprj[106]", + "la_iena_mprj[22]", + "la_iena_mprj[24]", + "la_iena_mprj[30]", + "la_iena_mprj[17]", + "la_iena_mprj[16]", + "la_iena_mprj[50]", + "la_iena_mprj[51]", + "la_iena_mprj[52]", + "la_iena_mprj[53]", + "la_iena_mprj[62]", + "la_iena_mprj[63]", + "la_iena_mprj[65]", + "mprj_sel_o_core[2]", + "la_data_out_mprj[100]", + "la_data_out_mprj[107]", + "la_data_out_mprj[125]", + "la_data_out_mprj[26]", + "la_data_out_mprj[101]", + "la_data_out_mprj[104]", + "la_data_out_mprj[105]", + "la_data_out_mprj[123]", + "la_data_out_mprj[124]", + "la_data_out_mprj[29]", + "la_data_out_mprj[30]", + "la_data_out_mprj[31]", + "la_data_out_mprj[33]", + "la_data_out_mprj[62]", + "la_data_out_mprj[106]", + "la_data_out_mprj[108]", + "la_data_out_mprj[122]", + "la_data_out_mprj[99]", + "la_data_out_mprj[96]", + "vssd", + "vccd" + ], [ + "vccd2", + "vssd2", + "vccd1", + "vssd1", + "vdda1", + "vdda2", + "vssa2", + "vssa1", + "la_data_in_mprj[23]", + "la_data_in_mprj[7]", + "la_oenb_core[68]", + "la_data_in_mprj[22]", + "la_data_in_mprj[38]", + "la_oenb_core[36]", + "la_oenb_core[37]", + "la_oenb_core[47]", + "la_oenb_core[78]", + "mprj_adr_o_user[21]", + "mprj_adr_o_user[29]", + "mprj_adr_o_user[28]", + "mprj_adr_o_user[27]", + "mprj_adr_o_user[26]", + "mprj_adr_o_user[25]", + "mprj_adr_o_user[24]", + "mprj_adr_o_user[30]", + "mprj_adr_o_user[31]", + "mprj_adr_o_user[1]", + "mprj_adr_o_user[0]", + "mprj_adr_o_user[5]", + "mprj_adr_o_user[4]", + "mprj_adr_o_user[3]", + "mprj_adr_o_user[2]", + "la_data_in_mprj[105]", + "la_data_in_mprj[103]", + "la_data_in_mprj[104]", + "la_data_in_mprj[44]", + "la_data_in_mprj[30]", + "la_data_in_mprj[45]", + "la_data_in_mprj[70]", + "la_data_in_mprj[69]", + "la_data_in_mprj[68]", + "la_data_in_mprj[41]", + "la_data_in_mprj[32]", + "la_data_in_mprj[102]", + "la_data_in_mprj[71]", + "la_data_in_mprj[72]", + "la_data_in_mprj[73]", + "la_data_in_mprj[74]", + "la_data_in_mprj[91]", + "la_data_in_mprj[92]", + "la_data_in_mprj[95]", + "la_data_in_mprj[93]", + "la_data_in_mprj[101]", + "la_data_in_mprj[94]", + "user2_vdd_powergood", + "la_oenb_core[32]", + "la_oenb_core[35]", + "la_oenb_core[43]", + "la_oenb_core[46]", + "la_oenb_core[48]", + "user1_vdd_powergood", + "la_oenb_core[31]", + "la_oenb_core[40]", + "user_clock2", + "mprj_sel_o_user[3]", + "mprj_sel_o_user[2]", + "mprj_sel_o_user[0]", + "mprj_sel_o_user[1]", + "mprj_dat_o_user[22]", + "mprj_dat_o_user[24]", + "mprj_dat_o_user[23]", + "mprj_dat_o_user[31]", + "mprj_dat_o_user[26]", + "mprj_dat_o_user[27]", + "mprj_dat_o_user[25]", + "mprj_dat_i_core[3]", + "mprj_dat_o_user[28]", + "mprj_dat_o_user[29]", + "mprj_dat_o_user[30]", + "mprj_dat_i_core[7]", + "mprj_we_o_user", + "la_data_in_mprj[28]", + "la_data_in_mprj[127]", + "la_data_in_mprj[29]", + "la_data_in_mprj[27]", + "la_data_in_mprj[42]", + "la_data_in_mprj[31]", + "la_data_in_mprj[43]", + "la_data_in_mprj[21]", + "la_data_in_mprj[126]", + "la_data_in_mprj[39]", + "la_data_in_mprj[18]", + "la_data_in_mprj[49]", + "la_data_in_mprj[17]", + "la_data_in_mprj[125]", + "la_data_in_mprj[19]", + "la_data_in_mprj[20]", + "la_data_in_mprj[46]", + "la_data_in_mprj[67]", + "la_data_in_mprj[40]", + "la_data_in_mprj[33]", + "la_data_in_mprj[47]", + "la_data_in_mprj[48]", + "la_data_in_mprj[75]", + "la_data_in_mprj[89]", + "la_data_in_mprj[90]", + "la_data_in_mprj[106]", + "la_data_in_mprj[96]", + "la_data_in_mprj[107]", + "la_data_in_mprj[100]", + "la_data_in_mprj[76]", + "la_data_in_mprj[98]", + "la_data_in_mprj[88]", + "la_data_in_mprj[99]", + "la_data_in_mprj[77]", + "la_data_in_mprj[97]", + "la_data_in_mprj[123]", + "la_data_in_mprj[117]", + "la_data_in_mprj[115]", + "la_data_in_mprj[116]", + "la_data_in_mprj[122]", + "la_data_in_mprj[34]", + "la_data_in_mprj[50]", + "la_data_in_mprj[64]", + "la_data_in_mprj[66]", + "la_oenb_core[102]", + "la_oenb_core[103]", + "la_oenb_core[107]", + "la_oenb_core[106]", + "la_oenb_core[108]", + "la_oenb_core[109]", + "la_oenb_core[110]", + "la_oenb_core[111]", + "la_oenb_core[122]", + "la_oenb_core[101]", + "la_oenb_core[104]", + "la_oenb_core[105]", + "la_oenb_core[123]", + "la_oenb_core[124]", + "la_oenb_core[125]", + "la_oenb_core[27]", + "la_oenb_core[29]", + "la_oenb_core[51]", + "la_oenb_core[54]", + "la_oenb_core[59]", + "la_oenb_core[62]", + "la_oenb_core[100]", + "la_oenb_core[63]", + "la_oenb_core[74]", + "la_oenb_core[73]", + "la_oenb_core[80]", + "la_oenb_core[81]", + "la_oenb_core[72]", + "la_oenb_core[79]", + "la_oenb_core[75]", + "la_oenb_core[76]", + "la_oenb_core[77]", + "la_oenb_core[82]", + "la_oenb_core[83]", + "la_oenb_core[84]", + "la_oenb_core[85]", + "la_oenb_core[86]", + "la_oenb_core[116]", + "la_oenb_core[87]", + "la_oenb_core[88]", + "la_oenb_core[93]", + "la_oenb_core[92]", + "la_oenb_core[64]", + "la_oenb_core[97]", + "la_oenb_core[98]", + "la_oenb_core[94]", + "la_oenb_core[95]", + "la_oenb_core[117]", + "la_oenb_core[113]", + "la_oenb_core[118]", + "la_oenb_core[115]", + "la_oenb_core[114]", + "la_oenb_core[71]", + "la_oenb_core[112]", + "la_oenb_core[121]", + "la_oenb_core[120]", + "la_oenb_core[119]", + "la_oenb_core[96]", + "la_oenb_core[99]", + "la_data_in_core[32]", + "la_data_in_core[100]", + "la_data_in_core[107]", + "la_data_in_core[125]", + "la_data_in_core[33]", + "la_data_in_core[62]", + "la_data_in_core[31]", + "la_data_in_core[30]", + "la_data_in_core[29]", + "la_data_in_core[101]", + "la_data_in_core[124]", + "la_data_in_core[105]", + "la_data_in_core[104]", + "la_data_in_core[123]", + "la_data_in_core[122]", + "la_data_in_core[108]", + "la_data_in_core[106]", + "la_data_in_core[96]", + "la_data_in_core[99]", + "la_oenb_core[61]", + "la_oenb_core[8]", + "la_oenb_core[126]", + "la_oenb_core[57]", + "la_oenb_core[25]", + "la_oenb_core[15]", + "la_oenb_core[7]", + "la_oenb_core[44]", + "la_oenb_core[91]", + "la_oenb_core[12]", + "mprj_adr_o_user[18]", + "mprj_cyc_o_user", + "la_data_in_core[109]", + "la_data_in_core[110]", + "la_data_in_core[111]", + "la_data_in_core[117]", + "la_data_in_core[112]", + "la_data_in_core[120]", + "la_data_in_core[121]", + "la_data_in_core[119]", + "la_data_in_core[65]", + "la_data_in_core[69]", + "la_data_in_core[70]", + "la_data_in_core[67]", + "la_data_in_core[66]", + "la_data_in_core[71]", + "la_data_in_core[64]", + "la_data_in_core[63]", + "la_data_in_core[113]", + "la_data_in_core[118]", + "la_data_in_core[115]", + "la_data_in_core[114]", + "la_data_in_core[73]", + "la_data_in_core[78]", + "la_data_in_core[79]", + "la_data_in_core[77]", + "la_data_in_core[76]", + "la_data_in_core[75]", + "la_data_in_core[74]", + "la_data_in_core[72]", + "la_data_in_core[80]", + "la_data_in_core[81]", + "la_data_in_core[82]", + "la_data_in_core[84]", + "la_data_in_core[83]", + "la_data_in_core[116]", + "la_data_in_core[88]", + "la_data_in_core[87]", + "la_data_in_core[86]", + "la_data_in_core[85]", + "la_data_in_core[98]", + "la_data_in_core[97]", + "la_data_in_core[35]", + "la_data_in_core[13]", + "la_data_in_core[4]", + "la_data_in_core[39]", + "la_data_in_core[51]", + "la_data_in_core[38]", + "la_data_in_core[57]", + "la_data_in_core[37]", + "la_data_in_core[36]", + "la_data_in_core[11]", + "la_data_in_core[17]", + "la_data_in_core[127]", + "la_data_in_core[126]", + "la_data_in_core[42]", + "la_data_in_core[41]", + "la_data_in_core[60]", + "la_data_in_core[50]", + "la_data_in_core[19]", + "la_data_in_core[20]", + "la_data_in_core[93]", + "la_data_in_core[92]", + "la_data_in_core[91]", + "la_data_in_core[90]", + "la_data_in_core[102]", + "la_data_in_core[103]", + "la_data_in_core[12]", + "la_data_in_core[25]", + "la_data_in_core[44]", + "la_data_in_core[34]", + "la_data_in_core[43]", + "la_data_in_core[61]", + "la_data_in_core[40]", + "la_data_in_core[8]", + "la_data_in_core[15]", + "la_data_in_core[7]", + "la_data_in_core[21]", + "la_data_in_core[22]", + "la_data_in_core[24]", + "la_data_in_core[14]", + "la_data_in_core[0]", + "la_data_in_core[5]", + "la_data_in_core[3]", + "la_data_in_core[89]", + "la_data_in_core[59]", + "la_data_in_core[49]", + "la_data_in_core[48]", + "la_data_in_core[28]", + "la_data_in_core[23]", + "la_data_in_core[6]", + "la_data_in_core[2]", + "la_data_in_core[1]", + "la_data_in_core[18]", + "la_data_in_core[47]", + "la_data_in_core[27]", + "la_data_in_core[46]", + "la_data_in_core[45]", + "la_data_in_core[94]", + "la_data_in_core[95]", + "la_data_in_core[16]", + "la_data_in_core[10]", + "la_data_in_core[9]", + "la_oenb_core[60]", + "la_oenb_core[20]", + "la_oenb_core[19]", + "la_oenb_core[38]", + "la_oenb_core[26]", + "la_oenb_core[55]", + "la_oenb_core[45]", + "la_oenb_core[28]", + "la_oenb_core[34]", + "la_oenb_core[33]", + "la_oenb_core[18]", + "la_oenb_core[23]", + "la_oenb_core[2]", + "la_oenb_core[1]", + "la_oenb_core[6]", + "la_oenb_core[42]", + "la_oenb_core[14]", + "la_oenb_core[21]", + "la_oenb_core[22]", + "la_oenb_core[24]", + "la_oenb_core[5]", + "la_oenb_core[0]", + "la_oenb_core[3]", + "la_oenb_core[89]", + "la_oenb_core[127]", + "la_oenb_core[17]", + "la_oenb_core[90]", + "la_oenb_core[11]", + "la_oenb_core[10]", + "la_oenb_core[16]", + "la_oenb_core[9]", + "mprj_adr_o_user[20]", + "la_data_in_core[58]", + "la_data_in_core[26]", + "la_data_in_core[52]", + "la_data_in_core[53]", + "la_data_in_core[54]", + "la_data_in_core[55]", + "la_data_in_core[56]", + "la_oenb_core[41]", + "la_oenb_core[49]", + "la_oenb_core[53]", + "la_oenb_core[56]", + "mprj_adr_o_user[19]", + "mprj_adr_o_user[23]", + "mprj_adr_o_user[7]", + "mprj_adr_o_user[16]", + "mprj_adr_o_user[8]", + "mprj_adr_o_user[15]", + "la_oenb_core[39]", + "la_oenb_core[13]", + "la_oenb_core[4]", + "mprj_dat_i_core[1]", + "mprj_dat_i_core[8]", + "la_oenb_core[58]", + "mprj_adr_o_user[12]", + "mprj_adr_o_user[14]", + "mprj_adr_o_user[17]", + "mprj_adr_o_user[6]", + "mprj_adr_o_user[9]", + "mprj_dat_o_user[2]", + "mprj_adr_o_user[13]", + "mprj_adr_o_user[22]", + "mprj_dat_o_user[1]", + "mprj_dat_o_user[0]", + "mprj_adr_o_user[11]", + "mprj_dat_o_user[3]", + "mprj_dat_o_user[7]", + "mprj_dat_o_user[6]", + "la_oenb_core[50]", + "la_oenb_core[52]", + "mprj_adr_o_user[10]", + "mprj_dat_o_user[4]", + "mprj_dat_o_user[5]", + "mprj_dat_o_user[13]", + "mprj_dat_o_user[14]", + "mprj_stb_o_user", + "mprj_dat_o_user[12]", + "mprj_dat_o_user[11]", + "mprj_dat_o_user[10]", + "mprj_dat_o_user[9]", + "mprj_dat_o_user[8]", + "mprj_dat_o_user[17]", + "mprj_dat_o_user[18]", + "mprj_dat_o_user[19]", + "mprj_dat_o_user[20]", + "mprj_dat_o_user[21]", + "mprj_dat_o_user[15]", + "mprj_dat_o_user[16]", + "user1_vcc_powergood", + "mprj_dat_i_core[23]", + "mprj_dat_i_core[29]", + "mprj_dat_i_core[30]", + "mprj_dat_i_core[28]", + "mprj_dat_i_core[31]", + "mprj_dat_i_core[25]", + "mprj_dat_i_core[26]", + "mprj_dat_i_core[22]", + "mprj_dat_i_core[24]", + "mprj_dat_i_core[27]", + "mprj_dat_i_core[5]", + "mprj_dat_i_core[6]", + "mprj_dat_i_core[4]", + "mprj_dat_i_core[19]", + "mprj_dat_i_core[18]", + "mprj_dat_i_core[2]", + "mprj_dat_i_core[14]", + "mprj_dat_i_core[13]", + "mprj_dat_i_core[12]", + "mprj_dat_i_core[11]", + "mprj_dat_i_core[17]", + "mprj_dat_i_core[16]", + "mprj_dat_i_core[15]", + "mprj_dat_i_core[20]", + "mprj_dat_i_core[21]", + "mprj_dat_i_core[0]", + "mprj_ack_i_core", + "mprj_dat_i_core[10]", + "mprj_dat_i_core[9]", + "user2_vcc_powergood", + "user_clock", + "la_data_in_core[68]", + "la_data_in_mprj[57]", + "la_data_in_mprj[58]", + "la_data_in_mprj[59]", + "la_data_in_mprj[60]", + "la_data_in_mprj[6]", + "la_data_in_mprj[10]", + "la_data_in_mprj[1]", + "la_data_in_mprj[2]", + "la_data_in_mprj[3]", + "la_data_in_mprj[0]", + "la_data_in_mprj[5]", + "user_reset", + "la_data_in_mprj[118]", + "la_data_in_mprj[114]", + "la_data_in_mprj[119]", + "la_data_in_mprj[121]", + "la_data_in_mprj[120]", + "la_data_in_mprj[15]", + "la_data_in_mprj[13]", + "la_data_in_mprj[16]", + "la_data_in_mprj[51]", + "la_data_in_mprj[62]", + "la_data_in_mprj[63]", + "la_data_in_mprj[65]", + "la_data_in_mprj[78]", + "la_data_in_mprj[79]", + "la_data_in_mprj[87]", + "la_data_in_mprj[82]", + "la_data_in_mprj[83]", + "la_data_in_mprj[84]", + "la_data_in_mprj[85]", + "la_data_in_mprj[108]", + "la_data_in_mprj[8]", + "la_data_in_mprj[14]", + "la_data_in_mprj[124]", + "la_data_in_mprj[12]", + "la_data_in_mprj[35]", + "la_data_in_mprj[24]", + "la_data_in_mprj[4]", + "la_data_in_mprj[26]", + "la_data_in_mprj[25]", + "user_irq[0]", + "la_data_in_mprj[36]", + "la_data_in_mprj[37]", + "user_irq[2]", + "user_irq[1]", + "la_data_in_mprj[111]", + "la_data_in_mprj[110]", + "la_data_in_mprj[109]", + "la_data_in_mprj[113]", + "la_data_in_mprj[112]", + "la_data_in_mprj[52]", + "la_data_in_mprj[53]", + "la_data_in_mprj[54]", + "la_data_in_mprj[61]", + "la_data_in_mprj[80]", + "la_data_in_mprj[81]", + "la_data_in_mprj[86]", + "la_data_in_mprj[11]", + "la_data_in_mprj[55]", + "la_data_in_mprj[56]", + "la_data_in_mprj[9]", + "la_oenb_core[30]", + "la_oenb_core[69]", + "la_oenb_core[65]", + "la_oenb_core[70]", + "la_oenb_core[67]", + "la_oenb_core[66]", + "la_data_out_core[28]", + "la_data_out_core[29]", + "la_data_out_core[27]", + "la_data_out_core[127]", + "la_data_out_core[31]", + "la_data_out_core[43]", + "la_data_out_core[42]", + "la_data_out_core[38]", + "la_data_out_core[22]", + "la_data_out_core[24]", + "la_data_out_core[4]", + "la_data_out_core[23]", + "la_data_out_core[58]", + "la_data_out_core[59]", + "la_data_out_core[60]", + "la_data_out_core[36]", + "la_data_out_core[37]", + "la_data_out_core[26]", + "user_irq_core[0]", + "la_data_out_core[25]", + "la_data_out_core[126]", + "la_data_out_core[61]", + "la_data_out_core[21]", + "user_irq_core[2]", + "user_irq_core[1]", + "la_data_out_core[6]", + "la_data_out_core[10]", + "la_data_out_core[0]", + "la_data_out_core[5]", + "la_data_out_core[1]", + "la_data_out_core[2]", + "la_data_out_core[3]", + "la_data_out_core[13]", + "la_data_out_core[15]", + "la_data_out_core[44]", + "la_data_out_core[52]", + "la_data_out_core[53]", + "la_data_out_core[17]", + "la_data_out_core[125]", + "la_data_out_core[19]", + "la_data_out_core[20]", + "la_data_out_core[67]", + "la_data_out_core[46]", + "la_data_out_core[50]", + "la_data_out_core[64]", + "la_data_out_core[66]", + "la_data_out_core[30]", + "la_data_out_core[45]", + "la_data_out_core[68]", + "la_data_out_core[70]", + "la_data_out_core[69]", + "la_data_out_core[18]", + "la_data_out_core[49]", + "la_data_out_core[16]", + "la_data_out_core[51]", + "la_data_out_core[62]", + "la_data_out_core[63]", + "la_data_out_core[65]", + "la_data_out_core[57]", + "la_data_out_core[12]", + "la_data_out_core[7]", + "la_data_out_core[121]", + "la_data_out_core[122]", + "la_data_out_core[123]", + "la_data_out_core[97]", + "la_data_out_core[77]", + "la_data_out_core[95]", + "la_data_out_core[91]", + "la_data_out_core[92]", + "la_data_out_core[120]", + "la_data_out_core[35]", + "la_data_out_core[88]", + "la_data_out_core[99]", + "la_data_out_core[98]", + "la_data_out_core[9]", + "la_data_out_core[11]", + "la_data_out_core[39]", + "la_data_out_core[78]", + "la_data_out_core[55]", + "la_data_out_core[56]", + "mprj_dat_i_user[12]", + "mprj_dat_i_user[13]", + "mprj_dat_i_user[14]", + "la_data_out_core[105]", + "mprj_dat_i_user[23]", + "la_data_out_core[114]", + "la_data_out_core[118]", + "la_data_out_core[119]", + "la_data_out_core[106]", + "la_data_out_core[96]", + "la_data_out_core[117]", + "la_data_out_core[115]", + "la_data_out_core[116]", + "la_data_out_core[89]", + "la_data_out_core[90]", + "la_data_out_core[113]", + "la_data_out_core[112]", + "la_data_out_core[103]", + "la_data_out_core[104]", + "la_data_out_core[110]", + "la_data_out_core[109]", + "la_data_out_core[111]", + "la_data_out_core[84]", + "la_data_out_core[83]", + "la_data_out_core[82]", + "la_data_out_core[85]", + "la_data_out_core[86]", + "la_data_out_core[81]", + "la_data_out_core[107]", + "la_data_out_core[100]", + "la_data_out_core[76]", + "la_data_out_core[41]", + "la_data_out_core[93]", + "la_data_out_core[40]", + "la_data_out_core[54]", + "la_data_out_core[79]", + "la_data_out_core[80]", + "la_data_out_core[87]", + "mprj_dat_i_user[24]", + "la_data_out_core[14]", + "la_data_out_core[124]", + "la_data_out_core[101]", + "la_data_out_core[94]", + "la_data_out_core[108]", + "la_data_out_core[8]", + "la_data_out_core[32]", + "la_data_out_core[102]", + "la_data_out_core[71]", + "la_data_out_core[72]", + "la_data_out_core[73]", + "la_data_out_core[74]", + "la_data_out_core[33]", + "la_data_out_core[47]", + "la_data_out_core[48]", + "la_data_out_core[75]", + "la_data_out_core[34]", + "mprj_dat_i_user[22]", + "mprj_dat_i_user[26]", + "mprj_dat_i_user[25]", + "mprj_dat_i_user[19]", + "mprj_dat_i_user[18]", + "mprj_dat_i_user[2]", + "mprj_dat_i_user[29]", + "mprj_dat_i_user[28]", + "mprj_dat_i_user[30]", + "mprj_dat_i_user[31]", + "mprj_dat_i_user[3]", + "mprj_dat_i_user[27]", + "mprj_dat_i_user[5]", + "mprj_dat_i_user[4]", + "mprj_dat_i_user[6]", + "mprj_dat_i_user[11]", + "mprj_dat_i_user[7]", + "mprj_dat_i_user[17]", + "mprj_dat_i_user[16]", + "mprj_dat_i_user[15]", + "mprj_dat_i_user[20]", + "mprj_dat_i_user[21]", + "mprj_dat_i_user[8]", + "mprj_dat_i_user[0]", + "mprj_dat_i_user[10]", + "mprj_dat_i_user[9]", + "mprj_ack_i_user", + "mprj_dat_i_user[1]", + "la_oenb_mprj[46]", + "la_oenb_mprj[48]", + "la_oenb_mprj[54]", + "la_oenb_mprj[107]", + "la_oenb_mprj[7]", + "la_oenb_mprj[15]", + "la_oenb_mprj[12]", + "la_oenb_mprj[103]", + "la_oenb_mprj[102]", + "la_oenb_mprj[109]", + "la_oenb_mprj[110]", + "la_oenb_mprj[111]", + "la_oenb_mprj[27]", + "la_oenb_mprj[106]", + "la_oenb_mprj[108]", + "la_oenb_mprj[126]", + "la_oenb_mprj[38]", + "la_oenb_mprj[17]", + "la_oenb_mprj[127]", + "la_oenb_mprj[90]", + "la_oenb_mprj[125]", + "la_oenb_mprj[33]", + "la_oenb_mprj[19]", + "la_oenb_mprj[20]", + "la_oenb_mprj[42]", + "la_oenb_mprj[60]", + "la_oenb_mprj[61]", + "la_oenb_mprj[45]", + "la_oenb_mprj[14]", + "la_oenb_mprj[0]", + "la_oenb_mprj[3]", + "la_oenb_mprj[5]", + "la_oenb_mprj[89]", + "la_oenb_mprj[24]", + "la_oenb_mprj[22]", + "la_oenb_mprj[21]", + "la_oenb_mprj[57]", + "la_oenb_mprj[8]", + "la_oenb_mprj[47]", + "la_oenb_mprj[78]", + "la_oenb_mprj[59]", + "la_oenb_mprj[94]", + "la_oenb_mprj[95]", + "la_oenb_mprj[40]", + "la_oenb_mprj[43]", + "la_oenb_mprj[36]", + "la_oenb_mprj[37]", + "la_oenb_mprj[92]", + "la_oenb_mprj[93]", + "la_oenb_mprj[31]", + "la_oenb_mprj[122]", + "la_oenb_mprj[11]", + "la_oenb_mprj[50]", + "la_oenb_mprj[9]", + "la_oenb_mprj[10]", + "la_oenb_mprj[16]", + "la_oenb_mprj[101]", + "la_oenb_mprj[104]", + "la_oenb_mprj[105]", + "la_oenb_mprj[123]", + "la_oenb_mprj[124]", + "la_oenb_mprj[26]", + "la_oenb_mprj[55]", + "la_oenb_mprj[25]", + "la_oenb_mprj[44]", + "la_oenb_mprj[49]", + "la_oenb_mprj[53]", + "la_oenb_mprj[56]", + "la_oenb_mprj[52]", + "la_oenb_mprj[28]", + "la_oenb_mprj[34]", + "la_oenb_mprj[1]", + "la_oenb_mprj[2]", + "la_oenb_mprj[23]", + "la_oenb_mprj[18]", + "la_oenb_mprj[6]", + "la_oenb_mprj[91]", + "la_oenb_mprj[41]", + "la_iena_mprj[126]", + "la_data_out_mprj[52]", + "la_data_out_mprj[53]", + "la_data_out_mprj[54]", + "la_data_out_mprj[55]", + "la_data_out_mprj[56]", + "la_data_out_mprj[110]", + "la_data_out_mprj[111]", + "la_data_out_mprj[120]", + "la_data_out_mprj[119]", + "la_data_out_mprj[121]", + "la_data_out_mprj[79]", + "la_data_out_mprj[77]", + "la_data_out_mprj[76]", + "la_data_out_mprj[75]", + "la_data_out_mprj[74]", + "la_data_out_mprj[72]", + "la_iena_mprj[120]", + "la_iena_mprj[21]", + "la_iena_mprj[29]", + "la_iena_mprj[27]", + "la_iena_mprj[127]", + "la_iena_mprj[19]", + "la_iena_mprj[20]", + "la_iena_mprj[125]", + "la_iena_mprj[45]", + "la_iena_mprj[64]", + "la_iena_mprj[66]", + "la_iena_mprj[67]", + "la_iena_mprj[46]", + "la_iena_mprj[70]", + "la_iena_mprj[69]", + "la_iena_mprj[68]", + "la_iena_mprj[18]", + "la_iena_mprj[44]", + "la_iena_mprj[49]", + "la_data_out_mprj[58]", + "la_iena_mprj[101]", + "la_iena_mprj[119]", + "la_iena_mprj[121]", + "la_iena_mprj[122]", + "la_iena_mprj[123]", + "la_iena_mprj[47]", + "mprj_sel_o_core[3]", + "la_oenb_mprj[30]", + "la_oenb_mprj[32]", + "la_oenb_mprj[35]", + "la_oenb_mprj[51]", + "la_oenb_mprj[58]", + "la_oenb_mprj[100]", + "la_oenb_mprj[29]", + "la_oenb_mprj[62]", + "la_oenb_mprj[66]", + "la_oenb_mprj[67]", + "la_oenb_mprj[70]", + "la_oenb_mprj[117]", + "la_oenb_mprj[63]", + "la_oenb_mprj[97]", + "la_oenb_mprj[98]", + "la_oenb_mprj[112]", + "la_oenb_mprj[120]", + "la_oenb_mprj[119]", + "la_oenb_mprj[121]", + "la_oenb_mprj[113]", + "la_oenb_mprj[114]", + "la_oenb_mprj[115]", + "la_oenb_mprj[118]", + "la_oenb_mprj[64]", + "la_oenb_mprj[71]", + "la_oenb_mprj[96]", + "la_oenb_mprj[99]", + "la_oenb_mprj[73]", + "la_oenb_mprj[80]", + "la_oenb_mprj[81]", + "la_oenb_mprj[72]", + "la_oenb_mprj[74]", + "la_oenb_mprj[75]", + "la_oenb_mprj[76]", + "la_oenb_mprj[77]", + "la_oenb_mprj[79]", + "la_data_out_mprj[65]", + "la_data_out_mprj[66]", + "la_data_out_mprj[67]", + "la_data_out_mprj[70]", + "la_data_out_mprj[81]", + "la_data_out_mprj[80]", + "la_data_out_mprj[113]", + "la_data_out_mprj[114]", + "la_data_out_mprj[115]", + "la_data_out_mprj[118]", + "la_data_out_mprj[63]", + "la_data_out_mprj[64]", + "la_data_out_mprj[71]", + "la_iena_mprj[28]", + "mprj_dat_o_core[29]", + "mprj_dat_o_core[30]", + "caravel_rstn", + "mprj_adr_o_core[22]", + "mprj_adr_o_core[0]", + "mprj_adr_o_core[31]", + "mprj_adr_o_core[9]", + "mprj_adr_o_core[6]", + "mprj_iena_wb", + "mprj_dat_o_core[10]", + "mprj_dat_o_core[11]", + "mprj_dat_o_core[12]", + "mprj_dat_o_core[14]", + "mprj_dat_o_core[13]", + "mprj_dat_o_core[16]", + "mprj_dat_o_core[15]", + "mprj_dat_o_core[17]", + "mprj_dat_o_core[8]", + "mprj_dat_o_core[9]", + "mprj_stb_o_core", + "la_oenb_mprj[68]", + "la_oenb_mprj[69]", + "la_oenb_mprj[65]", + "la_oenb_mprj[84]", + "la_oenb_mprj[88]", + "la_oenb_mprj[116]", + "la_oenb_mprj[86]", + "la_oenb_mprj[85]", + "la_oenb_mprj[87]", + "la_oenb_mprj[83]", + "la_oenb_mprj[82]", + "la_data_out_mprj[68]", + "la_data_out_mprj[69]", + "la_data_out_mprj[83]", + "la_data_out_mprj[84]", + "la_data_out_mprj[116]", + "la_data_out_mprj[85]", + "la_data_out_mprj[86]", + "la_data_out_mprj[87]", + "la_data_out_mprj[88]", + "la_data_out_mprj[82]", + "la_data_out_mprj[117]", + "mprj_dat_o_core[23]", + "mprj_dat_o_core[24]", + "mprj_dat_o_core[28]", + "mprj_dat_o_core[25]", + "mprj_dat_o_core[27]", + "mprj_dat_o_core[26]", + "mprj_dat_o_core[31]", + "mprj_adr_o_core[13]", + "mprj_dat_o_core[2]", + "mprj_adr_o_core[11]", + "mprj_dat_o_core[3]", + "mprj_dat_o_core[6]", + "mprj_dat_o_core[7]", + "mprj_adr_o_core[10]", + "mprj_dat_o_core[4]", + "mprj_dat_o_core[5]", + "mprj_adr_o_core[14]", + "mprj_adr_o_core[17]", + "mprj_adr_o_core[12]", + "mprj_adr_o_core[20]", + "mprj_adr_o_core[23]", + "mprj_adr_o_core[19]", + "mprj_adr_o_core[18]", + "mprj_adr_o_core[16]", + "mprj_adr_o_core[7]", + "mprj_cyc_o_core", + "mprj_adr_o_core[1]", + "mprj_adr_o_core[2]", + "mprj_adr_o_core[3]", + "mprj_adr_o_core[4]", + "mprj_adr_o_core[5]", + "mprj_adr_o_core[15]", + "mprj_adr_o_core[21]", + "mprj_adr_o_core[8]", + "mprj_adr_o_core[24]", + "mprj_adr_o_core[25]", + "mprj_adr_o_core[26]", + "mprj_adr_o_core[27]", + "mprj_adr_o_core[28]", + "mprj_adr_o_core[29]", + "mprj_adr_o_core[30]", + "mprj_dat_o_core[0]", + "mprj_dat_o_core[1]", + "mprj_dat_o_core[18]", + "mprj_dat_o_core[19]", + "mprj_dat_o_core[20]", + "mprj_dat_o_core[21]", + "mprj_dat_o_core[22]", + "mprj_we_o_core", + "la_data_out_mprj[39]", + "la_data_out_mprj[13]", + "la_data_out_mprj[4]", + "la_iena_mprj[35]", + "la_iena_mprj[54]", + "la_iena_mprj[55]", + "la_iena_mprj[56]", + "la_iena_mprj[57]", + "la_iena_mprj[77]", + "la_iena_mprj[90]", + "la_iena_mprj[93]", + "la_data_out_mprj[51]", + "la_iena_mprj[4]", + "la_iena_mprj[1]", + "la_iena_mprj[2]", + "la_iena_mprj[3]", + "user_irq_ena[1]", + "la_iena_mprj[10]", + "la_iena_mprj[0]", + "la_iena_mprj[5]", + "la_data_out_mprj[102]", + "la_data_out_mprj[103]", + "la_data_out_mprj[11]", + "la_data_out_mprj[126]", + "la_data_out_mprj[127]", + "la_data_out_mprj[17]", + "la_data_out_mprj[19]", + "la_data_out_mprj[20]", + "la_data_out_mprj[41]", + "la_data_out_mprj[42]", + "la_data_out_mprj[50]", + "la_data_out_mprj[60]", + "la_data_out_mprj[90]", + "la_data_out_mprj[91]", + "la_data_out_mprj[92]", + "la_data_out_mprj[93]", + "la_iena_mprj[13]", + "la_iena_mprj[36]", + "la_iena_mprj[37]", + "la_iena_mprj[38]", + "la_iena_mprj[58]", + "la_iena_mprj[59]", + "la_iena_mprj[60]", + "la_iena_mprj[6]", + "la_iena_mprj[96]", + "la_data_out_mprj[112]", + "caravel_clk", + "caravel_clk2", + "la_iena_mprj[117]", + "la_iena_mprj[115]", + "la_iena_mprj[116]", + "la_iena_mprj[111]", + "la_iena_mprj[110]", + "la_iena_mprj[109]", + "la_iena_mprj[34]", + "la_iena_mprj[39]", + "la_iena_mprj[40]", + "la_iena_mprj[41]", + "la_iena_mprj[42]", + "la_iena_mprj[78]", + "la_iena_mprj[7]", + "la_iena_mprj[81]", + "la_iena_mprj[82]", + "la_iena_mprj[83]", + "la_iena_mprj[84]", + "la_iena_mprj[85]", + "la_iena_mprj[86]", + "la_iena_mprj[89]", + "la_iena_mprj[108]", + "la_iena_mprj[8]", + "la_iena_mprj[88]", + "la_iena_mprj[87]", + "la_iena_mprj[92]", + "la_iena_mprj[91]", + "la_iena_mprj[95]", + "la_iena_mprj[9]", + "la_data_out_mprj[32]", + "la_iena_mprj[79]", + "la_iena_mprj[80]", + "la_data_out_mprj[36]", + "la_data_out_mprj[37]", + "la_data_out_mprj[38]", + "la_data_out_mprj[57]", + "la_oenb_mprj[39]", + "la_oenb_mprj[4]", + "la_oenb_mprj[13]", + "la_iena_mprj[15]", + "la_data_out_mprj[35]", + "la_iena_mprj[118]", + "la_iena_mprj[107]", + "la_iena_mprj[113]", + "la_iena_mprj[103]", + "la_iena_mprj[104]", + "la_iena_mprj[112]", + "la_iena_mprj[114]", + "la_iena_mprj[100]", + "la_iena_mprj[31]", + "la_iena_mprj[43]", + "la_iena_mprj[48]", + "la_iena_mprj[71]", + "la_iena_mprj[72]", + "la_iena_mprj[73]", + "la_iena_mprj[74]", + "la_iena_mprj[75]", + "la_iena_mprj[76]", + "la_iena_mprj[94]", + "la_iena_mprj[124]", + "la_iena_mprj[102]", + "la_iena_mprj[32]", + "la_iena_mprj[14]", + "la_iena_mprj[33]", + "la_iena_mprj[12]", + "la_iena_mprj[97]", + "la_iena_mprj[98]", + "la_iena_mprj[11]", + "la_iena_mprj[99]", + "mprj_sel_o_core[0]", + "mprj_sel_o_core[1]", + "la_iena_mprj[61]", + "user_irq_ena[0]", + "la_iena_mprj[26]", + "la_iena_mprj[25]", + "la_iena_mprj[23]", + "user_irq_ena[2]", + "la_data_out_mprj[109]", + "la_data_out_mprj[12]", + "la_data_out_mprj[25]", + "la_data_out_mprj[27]", + "la_data_out_mprj[28]", + "la_data_out_mprj[34]", + "la_data_out_mprj[40]", + "la_data_out_mprj[43]", + "la_data_out_mprj[44]", + "la_data_out_mprj[45]", + "la_data_out_mprj[46]", + "la_data_out_mprj[47]", + "la_data_out_mprj[48]", + "la_data_out_mprj[49]", + "la_data_out_mprj[59]", + "la_data_out_mprj[61]", + "la_data_out_mprj[23]", + "la_data_out_mprj[18]", + "la_data_out_mprj[1]", + "la_data_out_mprj[2]", + "la_data_out_mprj[6]", + "la_data_out_mprj[73]", + "la_data_out_mprj[78]", + "la_data_out_mprj[15]", + "la_data_out_mprj[7]", + "la_data_out_mprj[21]", + "la_data_out_mprj[89]", + "la_data_out_mprj[0]", + "la_data_out_mprj[14]", + "la_data_out_mprj[3]", + "la_data_out_mprj[5]", + "la_data_out_mprj[22]", + "la_data_out_mprj[24]", + "la_data_out_mprj[8]", + "la_data_out_mprj[95]", + "la_data_out_mprj[94]", + "la_data_out_mprj[98]", + "la_data_out_mprj[97]", + "la_data_out_mprj[10]", + "la_data_out_mprj[16]", + "la_data_out_mprj[9]", + "la_iena_mprj[105]", + "la_iena_mprj[106]", + "la_iena_mprj[22]", + "la_iena_mprj[24]", + "la_iena_mprj[30]", + "la_iena_mprj[17]", + "la_iena_mprj[16]", + "la_iena_mprj[50]", + "la_iena_mprj[51]", + "la_iena_mprj[52]", + "la_iena_mprj[53]", + "la_iena_mprj[62]", + "la_iena_mprj[63]", + "la_iena_mprj[65]", + "mprj_sel_o_core[2]", + "la_data_out_mprj[100]", + "la_data_out_mprj[107]", + "la_data_out_mprj[125]", + "la_data_out_mprj[26]", + "la_data_out_mprj[101]", + "la_data_out_mprj[104]", + "la_data_out_mprj[105]", + "la_data_out_mprj[123]", + "la_data_out_mprj[124]", + "la_data_out_mprj[29]", + "la_data_out_mprj[30]", + "la_data_out_mprj[31]", + "la_data_out_mprj[33]", + "la_data_out_mprj[62]", + "la_data_out_mprj[106]", + "la_data_out_mprj[108]", + "la_data_out_mprj[122]", + "la_data_out_mprj[99]", + "la_data_out_mprj[96]", + "vssd", + "vccd" + ] + ] + }, + { + "name": [ + "housekeeping", + "housekeeping" + ], + "devices": [ + [ + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__dfstp_4", 15], + ["sky130_fd_sc_hd__dfrtp_4", 196], + ["sky130_fd_sc_hd__dfrtp_1", 256], + ["sky130_fd_sc_hd__mux2_1", 757], + ["sky130_fd_sc_hd__a211o_1", 50], + ["sky130_fd_sc_hd__decap_6", 1], + ["sky130_fd_sc_hd__and3b_4", 17], + ["sky130_fd_sc_hd__nand2b_2", 6], + ["sky130_fd_sc_hd__and2b_4", 13], + ["sky130_fd_sc_hd__dlygate4sd3_1", 1544], + ["sky130_fd_sc_hd__decap_8", 1], + ["sky130_fd_sc_hd__diode_2", 135], + ["sky130_fd_sc_hd__o211a_1", 43], + ["sky130_fd_sc_hd__a31o_1", 29], + ["sky130_fd_sc_hd__o221a_1", 41], + ["sky130_fd_sc_hd__dfrtp_2", 121], + ["sky130_fd_sc_hd__inv_2", 84], + ["sky130_fd_sc_hd__nor3_1", 24], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__and2_2", 66], + ["sky130_fd_sc_hd__nand2_8", 46], + ["sky130_fd_sc_hd__a21oi_1", 38], + ["sky130_fd_sc_hd__a221o_1", 333], + ["sky130_fd_sc_hd__o2111a_1", 24], + ["sky130_fd_sc_hd__dfstp_2", 71], + ["sky130_fd_sc_hd__a22o_2", 22], + ["sky130_fd_sc_hd__clkbuf_8", 42], + ["sky130_fd_sc_hd__buf_12", 231], + ["sky130_fd_sc_hd__clkbuf_1", 125], + ["sky130_fd_sc_hd__buf_4", 14], + ["sky130_fd_sc_hd__and2_1", 90], + ["sky130_fd_sc_hd__a22o_1", 375], + ["sky130_fd_sc_hd__and2_4", 53], + ["sky130_fd_sc_hd__nand4_1", 9], + ["sky130_fd_sc_hd__and3_1", 83], + ["sky130_fd_sc_hd__nor4_1", 50], + ["sky130_fd_sc_hd__nand2_1", 99], + ["sky130_fd_sc_hd__o22a_1", 57], + ["sky130_fd_sc_hd__o21a_1", 32], + ["sky130_fd_sc_hd__o2bb2a_1", 14], + ["sky130_fd_sc_hd__nor2_4", 43], + ["sky130_fd_sc_hd__nor2_8", 76], + ["sky130_fd_sc_hd__and4_1", 58], + ["sky130_fd_sc_hd__and3_4", 57], + ["sky130_fd_sc_hd__nand2_2", 19], + ["sky130_fd_sc_hd__clkbuf_16", 100], + ["sky130_fd_sc_hd__nor2_1", 79], + ["sky130_fd_sc_hd__nor2_2", 23], + ["sky130_fd_sc_hd__and4b_1", 17], + ["sky130_fd_sc_hd__clkbuf_4", 15], + ["sky130_fd_sc_hd__nand2_4", 28], + ["sky130_fd_sc_hd__a221o_2", 24], + ["sky130_fd_sc_hd__and3b_2", 3], + ["sky130_fd_sc_hd__and2b_1", 10], + ["sky130_fd_sc_hd__and3_2", 6], + ["sky130_fd_sc_hd__o31a_4", 1], + ["sky130_fd_sc_hd__a32o_1", 11], + ["sky130_fd_sc_hd__buf_8", 52], + ["sky130_fd_sc_hd__and4bb_1", 5], + ["sky130_fd_sc_hd__a21o_1", 48], + ["sky130_fd_sc_hd__o21ai_1", 14], + ["sky130_fd_sc_hd__a41o_1", 3], + ["sky130_fd_sc_hd__a2111o_1", 16], + ["sky130_fd_sc_hd__nand2b_1", 18], + ["sky130_fd_sc_hd__a2111oi_1", 2], + ["sky130_fd_sc_hd__clkbuf_2", 35], + ["sky130_fd_sc_hd__dfstp_1", 70], + ["sky130_fd_sc_hd__o41a_1", 5], + ["sky130_fd_sc_hd__mux2_8", 9], + ["sky130_fd_sc_hd__buf_6", 56], + ["sky130_fd_sc_hd__o21ai_2", 1], + ["sky130_fd_sc_hd__clkinv_2", 9], + ["sky130_fd_sc_hd__a311o_1", 3], + ["sky130_fd_sc_hd__o2111ai_1", 1], + ["sky130_fd_sc_hd__o32a_1", 13], + ["sky130_fd_sc_hd__nand3_1", 17], + ["sky130_fd_sc_hd__nor4_4", 3], + ["sky130_fd_sc_hd__dlymetal6s2s_1", 17], + ["sky130_fd_sc_hd__and2b_2", 10], + ["sky130_fd_sc_hd__mux2_2", 16], + ["sky130_fd_sc_hd__nand3_4", 8], + ["sky130_fd_sc_hd__and3b_1", 8], + ["sky130_fd_sc_hd__nand2b_4", 5], + ["sky130_fd_sc_hd__a21boi_1", 3], + ["sky130_fd_sc_hd__nor3_2", 6], + ["sky130_fd_sc_hd__dfxtp_1", 32], + ["sky130_fd_sc_hd__buf_2", 16], + ["sky130_fd_sc_hd__o31a_2", 1], + ["sky130_fd_sc_hd__o21a_4", 1], + ["sky130_fd_sc_hd__dfrtn_1", 9], + ["sky130_fd_sc_hd__mux2_4", 6], + ["sky130_fd_sc_hd__a31oi_1", 2], + ["sky130_fd_sc_hd__o211a_2", 2], + ["sky130_fd_sc_hd__nand4b_1", 3], + ["sky130_fd_sc_hd__nand3b_4", 2], + ["sky130_fd_sc_hd__o21ba_1", 7], + ["sky130_fd_sc_hd__a31o_2", 1], + ["sky130_fd_sc_hd__a2bb2o_1", 4], + ["sky130_fd_sc_hd__nor4_2", 2], + ["sky130_fd_sc_hd__and4b_2", 4], + ["sky130_fd_sc_hd__nand4_2", 3], + ["sky130_fd_sc_hd__a211o_2", 2], + ["sky130_fd_sc_hd__xnor2_1", 4], + ["sky130_fd_sc_hd__o311a_1", 8], + ["sky130_fd_sc_hd__a2111o_2", 5], + ["sky130_fd_sc_hd__a21o_2", 1], + ["sky130_fd_sc_hd__conb_1", 1], + ["sky130_fd_sc_hd__nand4b_4", 2], + ["sky130_fd_sc_hd__nand3_2", 10], + ["sky130_fd_sc_hd__a311oi_2", 1], + ["sky130_fd_sc_hd__xor2_1", 1], + ["sky130_fd_sc_hd__o221a_4", 3], + ["sky130_fd_sc_hd__a211o_4", 1], + ["sky130_fd_sc_hd__o31a_1", 4], + ["sky130_fd_sc_hd__xnor2_2", 2], + ["sky130_fd_sc_hd__o31ai_1", 1], + ["sky130_fd_sc_hd__a21bo_1", 6], + ["sky130_fd_sc_hd__a221o_4", 1], + ["sky130_fd_sc_hd__and4b_4", 1], + ["sky130_fd_sc_hd__nor3b_1", 2], + ["sky130_fd_sc_hd__a21oi_2", 2], + ["sky130_fd_sc_hd__nor3_4", 2], + ["sky130_fd_sc_hd__a21oi_4", 1], + ["sky130_fd_sc_hd__a21o_4", 1], + ["sky130_fd_sc_hd__a31oi_4", 1], + ["sky130_fd_sc_hd__and4_2", 1], + ["sky130_fd_sc_hd__o21a_2", 1], + ["sky130_fd_sc_hd__a2111o_4", 1], + ["sky130_fd_sc_hd__inv_6", 1], + ["sky130_fd_sc_hd__a221oi_1", 1], + ["sky130_fd_sc_hd__and4bb_2", 1 ] + ], [ + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__dfstp_4", 15 ], + ["sky130_fd_sc_hd__dfrtp_4", 196 ], + ["sky130_fd_sc_hd__dfrtp_1", 256 ], + ["sky130_fd_sc_hd__mux2_1", 757 ], + ["sky130_fd_sc_hd__a211o_1", 50 ], + ["sky130_fd_sc_hd__decap_6", 1 ], + ["sky130_fd_sc_hd__and3b_4", 17 ], + ["sky130_fd_sc_hd__nand2b_2", 6 ], + ["sky130_fd_sc_hd__and2b_4", 13 ], + ["sky130_fd_sc_hd__dlygate4sd3_1", 1544 ], + ["sky130_fd_sc_hd__decap_8", 1 ], + ["sky130_fd_sc_hd__diode_2", 135 ], + ["sky130_fd_sc_hd__o211a_1", 43 ], + ["sky130_fd_sc_hd__a31o_1", 29 ], + ["sky130_fd_sc_hd__o221a_1", 41 ], + ["sky130_fd_sc_hd__dfrtp_2", 121 ], + ["sky130_fd_sc_hd__inv_2", 84 ], + ["sky130_fd_sc_hd__nor3_1", 24 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__and2_2", 66 ], + ["sky130_fd_sc_hd__nand2_8", 46 ], + ["sky130_fd_sc_hd__a21oi_1", 38 ], + ["sky130_fd_sc_hd__a221o_1", 333 ], + ["sky130_fd_sc_hd__o2111a_1", 24 ], + ["sky130_fd_sc_hd__dfstp_2", 71 ], + ["sky130_fd_sc_hd__a22o_2", 22 ], + ["sky130_fd_sc_hd__clkbuf_8", 42 ], + ["sky130_fd_sc_hd__buf_12", 231 ], + ["sky130_fd_sc_hd__clkbuf_1", 125 ], + ["sky130_fd_sc_hd__buf_4", 14 ], + ["sky130_fd_sc_hd__and2_1", 90 ], + ["sky130_fd_sc_hd__a22o_1", 375 ], + ["sky130_fd_sc_hd__and2_4", 53 ], + ["sky130_fd_sc_hd__nand4_1", 9 ], + ["sky130_fd_sc_hd__and3_1", 83 ], + ["sky130_fd_sc_hd__nor4_1", 50 ], + ["sky130_fd_sc_hd__nand2_1", 99 ], + ["sky130_fd_sc_hd__o22a_1", 57 ], + ["sky130_fd_sc_hd__o21a_1", 32 ], + ["sky130_fd_sc_hd__o2bb2a_1", 14 ], + ["sky130_fd_sc_hd__nor2_4", 43 ], + ["sky130_fd_sc_hd__nor2_8", 76 ], + ["sky130_fd_sc_hd__and4_1", 58 ], + ["sky130_fd_sc_hd__and3_4", 57 ], + ["sky130_fd_sc_hd__nand2_2", 19 ], + ["sky130_fd_sc_hd__clkbuf_16", 100 ], + ["sky130_fd_sc_hd__nor2_1", 79 ], + ["sky130_fd_sc_hd__nor2_2", 23 ], + ["sky130_fd_sc_hd__and4b_1", 17 ], + ["sky130_fd_sc_hd__clkbuf_4", 15 ], + ["sky130_fd_sc_hd__nand2_4", 28 ], + ["sky130_fd_sc_hd__a221o_2", 24 ], + ["sky130_fd_sc_hd__and3b_2", 3 ], + ["sky130_fd_sc_hd__and2b_1", 10 ], + ["sky130_fd_sc_hd__and3_2", 6 ], + ["sky130_fd_sc_hd__o31a_4", 1 ], + ["sky130_fd_sc_hd__a32o_1", 11 ], + ["sky130_fd_sc_hd__buf_8", 52 ], + ["sky130_fd_sc_hd__and4bb_1", 5 ], + ["sky130_fd_sc_hd__a21o_1", 48 ], + ["sky130_fd_sc_hd__o21ai_1", 14 ], + ["sky130_fd_sc_hd__a41o_1", 3 ], + ["sky130_fd_sc_hd__a2111o_1", 16 ], + ["sky130_fd_sc_hd__nand2b_1", 18 ], + ["sky130_fd_sc_hd__a2111oi_1", 2 ], + ["sky130_fd_sc_hd__clkbuf_2", 35 ], + ["sky130_fd_sc_hd__dfstp_1", 70 ], + ["sky130_fd_sc_hd__o41a_1", 5 ], + ["sky130_fd_sc_hd__mux2_8", 9 ], + ["sky130_fd_sc_hd__buf_6", 56 ], + ["sky130_fd_sc_hd__o21ai_2", 1 ], + ["sky130_fd_sc_hd__clkinv_2", 9 ], + ["sky130_fd_sc_hd__a311o_1", 3 ], + ["sky130_fd_sc_hd__o2111ai_1", 1 ], + ["sky130_fd_sc_hd__o32a_1", 13 ], + ["sky130_fd_sc_hd__nand3_1", 17 ], + ["sky130_fd_sc_hd__nor4_4", 3 ], + ["sky130_fd_sc_hd__dlymetal6s2s_1", 17 ], + ["sky130_fd_sc_hd__and2b_2", 10 ], + ["sky130_fd_sc_hd__mux2_2", 16 ], + ["sky130_fd_sc_hd__nand3_4", 8 ], + ["sky130_fd_sc_hd__and3b_1", 8 ], + ["sky130_fd_sc_hd__nand2b_4", 5 ], + ["sky130_fd_sc_hd__a21boi_1", 3 ], + ["sky130_fd_sc_hd__nor3_2", 6 ], + ["sky130_fd_sc_hd__dfxtp_1", 32 ], + ["sky130_fd_sc_hd__buf_2", 16 ], + ["sky130_fd_sc_hd__o31a_2", 1 ], + ["sky130_fd_sc_hd__o21a_4", 1 ], + ["sky130_fd_sc_hd__dfrtn_1", 9 ], + ["sky130_fd_sc_hd__mux2_4", 6 ], + ["sky130_fd_sc_hd__a31oi_1", 2 ], + ["sky130_fd_sc_hd__o211a_2", 2 ], + ["sky130_fd_sc_hd__nand4b_1", 3 ], + ["sky130_fd_sc_hd__nand3b_4", 2 ], + ["sky130_fd_sc_hd__o21ba_1", 7 ], + ["sky130_fd_sc_hd__a31o_2", 1 ], + ["sky130_fd_sc_hd__a2bb2o_1", 4 ], + ["sky130_fd_sc_hd__nor4_2", 2 ], + ["sky130_fd_sc_hd__and4b_2", 4 ], + ["sky130_fd_sc_hd__nand4_2", 3 ], + ["sky130_fd_sc_hd__a211o_2", 2 ], + ["sky130_fd_sc_hd__xnor2_1", 4 ], + ["sky130_fd_sc_hd__o311a_1", 8 ], + ["sky130_fd_sc_hd__a2111o_2", 5 ], + ["sky130_fd_sc_hd__a21o_2", 1 ], + ["sky130_fd_sc_hd__conb_1", 1 ], + ["sky130_fd_sc_hd__nand4b_4", 2 ], + ["sky130_fd_sc_hd__nand3_2", 10 ], + ["sky130_fd_sc_hd__a311oi_2", 1 ], + ["sky130_fd_sc_hd__xor2_1", 1 ], + ["sky130_fd_sc_hd__o221a_4", 3 ], + ["sky130_fd_sc_hd__a211o_4", 1 ], + ["sky130_fd_sc_hd__o31a_1", 4 ], + ["sky130_fd_sc_hd__xnor2_2", 2 ], + ["sky130_fd_sc_hd__o31ai_1", 1 ], + ["sky130_fd_sc_hd__a21bo_1", 6 ], + ["sky130_fd_sc_hd__a221o_4", 1 ], + ["sky130_fd_sc_hd__and4b_4", 1 ], + ["sky130_fd_sc_hd__nor3b_1", 2 ], + ["sky130_fd_sc_hd__a21oi_2", 2 ], + ["sky130_fd_sc_hd__nor3_4", 2 ], + ["sky130_fd_sc_hd__a21oi_4", 1 ], + ["sky130_fd_sc_hd__a21o_4", 1 ], + ["sky130_fd_sc_hd__a31oi_4", 1 ], + ["sky130_fd_sc_hd__and4_2", 1 ], + ["sky130_fd_sc_hd__o21a_2", 1 ], + ["sky130_fd_sc_hd__a2111o_4", 1 ], + ["sky130_fd_sc_hd__inv_6", 1 ], + ["sky130_fd_sc_hd__a221oi_1", 1 ], + ["sky130_fd_sc_hd__and4bb_2", 1 ] + ] + ], + "nets": [ + 6433, + 6433 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "mgmt_gpio_out[9]", + "mgmt_gpio_out[14]", + "pad_flash_clk", + "mgmt_gpio_out[15]", + "wb_adr_i[0]", + "spimemio_flash_io1_oeb", + "spi_enabled", + "qspi_enabled", + "pad_flash_io1_di", + "mgmt_gpio_in[3]", + "mgmt_gpio_in[37]", + "trap", + "mgmt_gpio_in[34]", + "mgmt_gpio_in[2]", + "mgmt_gpio_in[18]", + "mgmt_gpio_in[35]", + "spimemio_flash_io3_oeb", + "mgmt_gpio_in[12]", + "mgmt_gpio_in[19]", + "mgmt_gpio_in[11]", + "mgmt_gpio_in[5]", + "mgmt_gpio_in[36]", + "mgmt_gpio_in[7]", + "mgmt_gpio_in[0]", + "mask_rev_in[9]", + "mask_rev_in[28]", + "mask_rev_in[18]", + "mask_rev_in[14]", + "mgmt_gpio_in[27]", + "mask_rev_in[12]", + "spimemio_flash_io0_do", + "mask_rev_in[4]", + "spimemio_flash_csb", + "mgmt_gpio_in[33]", + "spimemio_flash_clk", + "mgmt_gpio_in[22]", + "mgmt_gpio_in[31]", + "mgmt_gpio_in[21]", + "mgmt_gpio_in[20]", + "mgmt_gpio_in[10]", + "mgmt_gpio_in[1]", + "mgmt_gpio_in[28]", + "mgmt_gpio_in[17]", + "mask_rev_in[7]", + "mask_rev_in[26]", + "usr2_vdd_pwrgood", + "mask_rev_in[25]", + "mask_rev_in[17]", + "mgmt_gpio_in[25]", + "mask_rev_in[24]", + "mask_rev_in[10]", + "mgmt_gpio_in[23]", + "mgmt_gpio_in[8]", + "spimemio_flash_io2_do", + "spimemio_flash_io3_do", + "mask_rev_in[20]", + "spi_csb", + "mask_rev_in[27]", + "mask_rev_in[16]", + "mask_rev_in[6]", + "usr2_vcc_pwrgood", + "mask_rev_in[11]", + "usr1_vdd_pwrgood", + "mask_rev_in[0]", + "mgmt_gpio_in[9]", + "spi_sdoenb", + "spi_sdo", + "spi_sck", + "spimemio_flash_io2_oeb", + "wb_adr_i[1]", + "wb_adr_i[20]", + "wb_adr_i[23]", + "wb_adr_i[22]", + "debug_mode", + "wb_adr_i[2]", + "wb_adr_i[3]", + "wb_adr_i[4]", + "wb_adr_i[5]", + "wb_adr_i[6]", + "wb_adr_i[7]", + "mgmt_gpio_in[30]", + "spimemio_flash_io1_do", + "spimemio_flash_io0_oeb", + "mgmt_gpio_in[24]", + "usr1_vcc_pwrgood", + "wb_rstn_i", + "wb_dat_i[9]", + "wb_dat_i[17]", + "mask_rev_in[23]", + "mask_rev_in[3]", + "mask_rev_in[22]", + "mask_rev_in[31]", + "mask_rev_in[21]", + "mask_rev_in[30]", + "mask_rev_in[1]", + "mgmt_gpio_in[6]", + "mask_rev_in[29]", + "mask_rev_in[19]", + "mgmt_gpio_in[29]", + "mask_rev_in[8]", + "ser_tx", + "mask_rev_in[13]", + "mgmt_gpio_in[26]", + "mgmt_gpio_in[16]", + "mask_rev_in[2]", + "mask_rev_in[15]", + "porb", + "mgmt_gpio_in[15]", + "mask_rev_in[5]", + "mgmt_gpio_in[14]", + "pad_flash_io0_di", + "mgmt_gpio_in[13]", + "mgmt_gpio_in[32]", + "debug_out", + "debug_oeb", + "wb_adr_i[28]", + "wb_adr_i[27]", + "wb_dat_i[16]", + "wb_dat_i[18]", + "wb_adr_i[26]", + "wb_dat_i[25]", + "wb_adr_i[25]", + "wb_dat_i[26]", + "wb_dat_i[24]", + "wb_adr_i[24]", + "wb_dat_i[7]", + "wb_dat_i[6]", + "wb_dat_i[5]", + "wb_dat_i[4]", + "wb_dat_i[3]", + "wb_dat_i[11]", + "wb_dat_i[12]", + "wb_dat_i[13]", + "wb_dat_i[14]", + "wb_dat_i[15]", + "wb_adr_i[31]", + "wb_dat_i[8]", + "wb_dat_i[10]", + "wb_adr_i[30]", + "wb_sel_i[0]", + "wb_dat_i[1]", + "wb_dat_i[0]", + "wb_dat_i[2]", + "wb_dat_i[27]", + "wb_dat_i[28]", + "wb_dat_i[29]", + "wb_dat_i[30]", + "wb_dat_i[31]", + "wb_dat_i[23]", + "wb_dat_i[22]", + "wb_dat_i[21]", + "wb_dat_i[20]", + "wb_dat_i[19]", + "wb_cyc_i", + "wb_adr_i[29]", + "wb_adr_i[9]", + "uart_enabled", + "wb_adr_i[19]", + "wb_adr_i[18]", + "wb_adr_i[8]", + "wb_adr_i[13]", + "wb_adr_i[17]", + "wb_sel_i[3]", + "wb_adr_i[12]", + "wb_adr_i[16]", + "wb_sel_i[2]", + "wb_adr_i[11]", + "wb_adr_i[15]", + "wb_sel_i[1]", + "wb_adr_i[10]", + "wb_adr_i[14]", + "wb_stb_i", + "wb_we_i", + "wb_adr_i[21]", + "pll_trim[10]", + "pll_trim[21]", + "pll_trim[6]", + "pll90_sel[2]", + "pll_trim[15]", + "pll_trim[14]", + "pll_trim[13]", + "pll_div[2]", + "pll_trim[9]", + "pll_trim[22]", + "pll_trim[12]", + "pll_div[1]", + "pll_trim[8]", + "pll_trim[11]", + "pll_div[0]", + "pll_trim[7]", + "pll_trim[20]", + "pll_dco_ena", + "pll_trim[1]", + "pll_trim[0]", + "pll_bypass", + "pll_trim[5]", + "pll_trim[19]", + "pll_sel[2]", + "pll_trim[4]", + "pll_trim[18]", + "pll_trim[3]", + "pwr_ctrl_out[3]", + "pll_sel[1]", + "pll90_sel[1]", + "pll_trim[17]", + "pll_sel[0]", + "pll90_sel[0]", + "pll_trim[2]", + "pll_trim[16]", + "pll_ena", + "pll_trim[25]", + "pll_div[4]", + "pwr_ctrl_out[1]", + "pwr_ctrl_out[2]", + "pll_trim[24]", + "pll_div[3]", + "pwr_ctrl_out[0]", + "pll_trim[23]", + "serial_clock", + "pad_flash_io0_ieb", + "serial_data_2", + "serial_data_1", + "reset", + "mgmt_gpio_oeb[16]", + "mgmt_gpio_out[32]", + "mgmt_gpio_out[35]", + "pad_flash_io1_ieb", + "mgmt_gpio_in[4]", + "pad_flash_io0_do", + "mgmt_gpio_out[37]", + "mgmt_gpio_out[36]", + "pad_flash_csb_oeb", + "spimemio_flash_io0_di", + "spi_sdi", + "serial_resetn", + "serial_load", + "wb_ack_o", + "ser_rx", + "mgmt_gpio_oeb[1]", + "mgmt_gpio_oeb[0]", + "irq[2]", + "spimemio_flash_io2_di", + "irq[1]", + "spimemio_flash_io1_di", + "irq[0]", + "debug_in", + "wb_dat_o[22]", + "wb_dat_o[19]", + "wb_dat_o[23]", + "wb_dat_o[21]", + "wb_dat_o[30]", + "wb_dat_o[18]", + "wb_dat_o[10]", + "wb_dat_o[8]", + "wb_dat_o[11]", + "wb_dat_o[6]", + "wb_dat_o[7]", + "wb_dat_o[5]", + "wb_dat_o[9]", + "wb_dat_o[13]", + "wb_dat_o[15]", + "wb_dat_o[14]", + "wb_dat_o[17]", + "wb_dat_o[12]", + "wb_dat_o[4]", + "wb_dat_o[16]", + "wb_dat_o[26]", + "wb_dat_o[2]", + "wb_dat_o[0]", + "wb_dat_o[24]", + "wb_dat_o[20]", + "wb_dat_o[28]", + "wb_dat_o[27]", + "wb_dat_o[31]", + "wb_dat_o[29]", + "wb_dat_o[25]", + "wb_dat_o[1]", + "wb_dat_o[3]", + "mgmt_gpio_oeb[19]", + "mgmt_gpio_oeb[4]", + "mgmt_gpio_out[13]", + "pad_flash_csb", + "mgmt_gpio_oeb[37]", + "pad_flash_clk_oeb", + "mgmt_gpio_out[33]", + "mgmt_gpio_oeb[36]", + "mgmt_gpio_out[8]", + "mgmt_gpio_out[10]", + "mgmt_gpio_oeb[35]", + "mgmt_gpio_out[0]", + "mgmt_gpio_out[6]", + "mgmt_gpio_out[1]", + "mgmt_gpio_oeb[10]", + "mgmt_gpio_oeb[17]", + "mgmt_gpio_oeb[20]", + "mgmt_gpio_oeb[29]", + "mgmt_gpio_oeb[3]", + "mgmt_gpio_oeb[6]", + "mgmt_gpio_oeb[8]", + "mgmt_gpio_oeb[32]", + "mgmt_gpio_oeb[33]", + "mgmt_gpio_oeb[34]", + "pad_flash_io1_do", + "mgmt_gpio_oeb[11]", + "mgmt_gpio_oeb[12]", + "mgmt_gpio_oeb[13]", + "mgmt_gpio_oeb[14]", + "mgmt_gpio_oeb[15]", + "mgmt_gpio_oeb[18]", + "mgmt_gpio_oeb[21]", + "mgmt_gpio_oeb[22]", + "mgmt_gpio_oeb[23]", + "mgmt_gpio_oeb[24]", + "mgmt_gpio_oeb[25]", + "mgmt_gpio_oeb[26]", + "mgmt_gpio_oeb[27]", + "mgmt_gpio_oeb[28]", + "mgmt_gpio_oeb[2]", + "mgmt_gpio_oeb[30]", + "mgmt_gpio_oeb[31]", + "mgmt_gpio_oeb[5]", + "mgmt_gpio_oeb[7]", + "mgmt_gpio_oeb[9]", + "pad_flash_io0_oeb", + "pad_flash_io1_oeb", + "mgmt_gpio_out[11]", + "mgmt_gpio_out[12]", + "mgmt_gpio_out[4]", + "mgmt_gpio_out[3]", + "mgmt_gpio_out[7]", + "mgmt_gpio_out[16]", + "mgmt_gpio_out[17]", + "mgmt_gpio_out[19]", + "mgmt_gpio_out[18]", + "mgmt_gpio_out[24]", + "mgmt_gpio_out[20]", + "mgmt_gpio_out[25]", + "mgmt_gpio_out[26]", + "mgmt_gpio_out[23]", + "mgmt_gpio_out[22]", + "mgmt_gpio_out[21]", + "mgmt_gpio_out[28]", + "mgmt_gpio_out[2]", + "mgmt_gpio_out[27]", + "mgmt_gpio_out[31]", + "mgmt_gpio_out[30]", + "mgmt_gpio_out[29]", + "mgmt_gpio_out[34]", + "mgmt_gpio_out[5]", + "spimemio_flash_io3_di", + "wb_clk_i", + "user_clock", + "VGND", + "VPWR" + ], [ + "mgmt_gpio_out[9]", + "mgmt_gpio_out[14]", + "pad_flash_clk", + "mgmt_gpio_out[15]", + "wb_adr_i[0]", + "spimemio_flash_io1_oeb", + "spi_enabled", + "qspi_enabled", + "pad_flash_io1_di", + "mgmt_gpio_in[3]", + "mgmt_gpio_in[37]", + "trap", + "mgmt_gpio_in[34]", + "mgmt_gpio_in[2]", + "mgmt_gpio_in[18]", + "mgmt_gpio_in[35]", + "spimemio_flash_io3_oeb", + "mgmt_gpio_in[12]", + "mgmt_gpio_in[19]", + "mgmt_gpio_in[11]", + "mgmt_gpio_in[5]", + "mgmt_gpio_in[36]", + "mgmt_gpio_in[7]", + "mgmt_gpio_in[0]", + "mask_rev_in[9]", + "mask_rev_in[28]", + "mask_rev_in[18]", + "mask_rev_in[14]", + "mgmt_gpio_in[27]", + "mask_rev_in[12]", + "spimemio_flash_io0_do", + "mask_rev_in[4]", + "spimemio_flash_csb", + "mgmt_gpio_in[33]", + "spimemio_flash_clk", + "mgmt_gpio_in[22]", + "mgmt_gpio_in[31]", + "mgmt_gpio_in[21]", + "mgmt_gpio_in[20]", + "mgmt_gpio_in[10]", + "mgmt_gpio_in[1]", + "mgmt_gpio_in[28]", + "mgmt_gpio_in[17]", + "mask_rev_in[7]", + "mask_rev_in[26]", + "usr2_vdd_pwrgood", + "mask_rev_in[25]", + "mask_rev_in[17]", + "mgmt_gpio_in[25]", + "mask_rev_in[24]", + "mask_rev_in[10]", + "mgmt_gpio_in[23]", + "mgmt_gpio_in[8]", + "spimemio_flash_io2_do", + "spimemio_flash_io3_do", + "mask_rev_in[20]", + "spi_csb", + "mask_rev_in[27]", + "mask_rev_in[16]", + "mask_rev_in[6]", + "usr2_vcc_pwrgood", + "mask_rev_in[11]", + "usr1_vdd_pwrgood", + "mask_rev_in[0]", + "mgmt_gpio_in[9]", + "spi_sdoenb", + "spi_sdo", + "spi_sck", + "spimemio_flash_io2_oeb", + "wb_adr_i[1]", + "wb_adr_i[20]", + "wb_adr_i[23]", + "wb_adr_i[22]", + "debug_mode", + "wb_adr_i[2]", + "wb_adr_i[3]", + "wb_adr_i[4]", + "wb_adr_i[5]", + "wb_adr_i[6]", + "wb_adr_i[7]", + "mgmt_gpio_in[30]", + "spimemio_flash_io1_do", + "spimemio_flash_io0_oeb", + "mgmt_gpio_in[24]", + "usr1_vcc_pwrgood", + "wb_rstn_i", + "wb_dat_i[9]", + "wb_dat_i[17]", + "mask_rev_in[23]", + "mask_rev_in[3]", + "mask_rev_in[22]", + "mask_rev_in[31]", + "mask_rev_in[21]", + "mask_rev_in[30]", + "mask_rev_in[1]", + "mgmt_gpio_in[6]", + "mask_rev_in[29]", + "mask_rev_in[19]", + "mgmt_gpio_in[29]", + "mask_rev_in[8]", + "ser_tx", + "mask_rev_in[13]", + "mgmt_gpio_in[26]", + "mgmt_gpio_in[16]", + "mask_rev_in[2]", + "mask_rev_in[15]", + "porb", + "mgmt_gpio_in[15]", + "mask_rev_in[5]", + "mgmt_gpio_in[14]", + "pad_flash_io0_di", + "mgmt_gpio_in[13]", + "mgmt_gpio_in[32]", + "debug_out", + "debug_oeb", + "wb_adr_i[28]", + "wb_adr_i[27]", + "wb_dat_i[16]", + "wb_dat_i[18]", + "wb_adr_i[26]", + "wb_dat_i[25]", + "wb_adr_i[25]", + "wb_dat_i[26]", + "wb_dat_i[24]", + "wb_adr_i[24]", + "wb_dat_i[7]", + "wb_dat_i[6]", + "wb_dat_i[5]", + "wb_dat_i[4]", + "wb_dat_i[3]", + "wb_dat_i[11]", + "wb_dat_i[12]", + "wb_dat_i[13]", + "wb_dat_i[14]", + "wb_dat_i[15]", + "wb_adr_i[31]", + "wb_dat_i[8]", + "wb_dat_i[10]", + "wb_adr_i[30]", + "wb_sel_i[0]", + "wb_dat_i[1]", + "wb_dat_i[0]", + "wb_dat_i[2]", + "wb_dat_i[27]", + "wb_dat_i[28]", + "wb_dat_i[29]", + "wb_dat_i[30]", + "wb_dat_i[31]", + "wb_dat_i[23]", + "wb_dat_i[22]", + "wb_dat_i[21]", + "wb_dat_i[20]", + "wb_dat_i[19]", + "wb_cyc_i", + "wb_adr_i[29]", + "wb_adr_i[9]", + "uart_enabled", + "wb_adr_i[19]", + "wb_adr_i[18]", + "wb_adr_i[8]", + "wb_adr_i[13]", + "wb_adr_i[17]", + "wb_sel_i[3]", + "wb_adr_i[12]", + "wb_adr_i[16]", + "wb_sel_i[2]", + "wb_adr_i[11]", + "wb_adr_i[15]", + "wb_sel_i[1]", + "wb_adr_i[10]", + "wb_adr_i[14]", + "wb_stb_i", + "wb_we_i", + "wb_adr_i[21]", + "pll_trim[10]", + "pll_trim[21]", + "pll_trim[6]", + "pll90_sel[2]", + "pll_trim[15]", + "pll_trim[14]", + "pll_trim[13]", + "pll_div[2]", + "pll_trim[9]", + "pll_trim[22]", + "pll_trim[12]", + "pll_div[1]", + "pll_trim[8]", + "pll_trim[11]", + "pll_div[0]", + "pll_trim[7]", + "pll_trim[20]", + "pll_dco_ena", + "pll_trim[1]", + "pll_trim[0]", + "pll_bypass", + "pll_trim[5]", + "pll_trim[19]", + "pll_sel[2]", + "pll_trim[4]", + "pll_trim[18]", + "pll_trim[3]", + "pwr_ctrl_out[3]", + "pll_sel[1]", + "pll90_sel[1]", + "pll_trim[17]", + "pll_sel[0]", + "pll90_sel[0]", + "pll_trim[2]", + "pll_trim[16]", + "pll_ena", + "pll_trim[25]", + "pll_div[4]", + "pwr_ctrl_out[1]", + "pwr_ctrl_out[2]", + "pll_trim[24]", + "pll_div[3]", + "pwr_ctrl_out[0]", + "pll_trim[23]", + "serial_clock", + "pad_flash_io0_ieb", + "serial_data_2", + "serial_data_1", + "reset", + "mgmt_gpio_oeb[16]", + "mgmt_gpio_out[32]", + "mgmt_gpio_out[35]", + "pad_flash_io1_ieb", + "mgmt_gpio_in[4]", + "pad_flash_io0_do", + "mgmt_gpio_out[37]", + "mgmt_gpio_out[36]", + "pad_flash_csb_oeb", + "spimemio_flash_io0_di", + "spi_sdi", + "serial_resetn", + "serial_load", + "wb_ack_o", + "ser_rx", + "mgmt_gpio_oeb[1]", + "mgmt_gpio_oeb[0]", + "irq[2]", + "spimemio_flash_io2_di", + "irq[1]", + "spimemio_flash_io1_di", + "irq[0]", + "debug_in", + "wb_dat_o[22]", + "wb_dat_o[19]", + "wb_dat_o[23]", + "wb_dat_o[21]", + "wb_dat_o[30]", + "wb_dat_o[18]", + "wb_dat_o[10]", + "wb_dat_o[8]", + "wb_dat_o[11]", + "wb_dat_o[6]", + "wb_dat_o[7]", + "wb_dat_o[5]", + "wb_dat_o[9]", + "wb_dat_o[13]", + "wb_dat_o[15]", + "wb_dat_o[14]", + "wb_dat_o[17]", + "wb_dat_o[12]", + "wb_dat_o[4]", + "wb_dat_o[16]", + "wb_dat_o[26]", + "wb_dat_o[2]", + "wb_dat_o[0]", + "wb_dat_o[24]", + "wb_dat_o[20]", + "wb_dat_o[28]", + "wb_dat_o[27]", + "wb_dat_o[31]", + "wb_dat_o[29]", + "wb_dat_o[25]", + "wb_dat_o[1]", + "wb_dat_o[3]", + "mgmt_gpio_oeb[19]", + "mgmt_gpio_oeb[4]", + "mgmt_gpio_out[13]", + "pad_flash_csb", + "mgmt_gpio_oeb[37]", + "pad_flash_clk_oeb", + "mgmt_gpio_out[33]", + "mgmt_gpio_oeb[36]", + "mgmt_gpio_out[8]", + "mgmt_gpio_out[10]", + "mgmt_gpio_oeb[35]", + "mgmt_gpio_out[0]", + "mgmt_gpio_out[6]", + "mgmt_gpio_out[1]", + "mgmt_gpio_oeb[10]", + "mgmt_gpio_oeb[17]", + "mgmt_gpio_oeb[20]", + "mgmt_gpio_oeb[29]", + "mgmt_gpio_oeb[3]", + "mgmt_gpio_oeb[6]", + "mgmt_gpio_oeb[8]", + "mgmt_gpio_oeb[32]", + "mgmt_gpio_oeb[33]", + "mgmt_gpio_oeb[34]", + "pad_flash_io1_do", + "mgmt_gpio_oeb[11]", + "mgmt_gpio_oeb[12]", + "mgmt_gpio_oeb[13]", + "mgmt_gpio_oeb[14]", + "mgmt_gpio_oeb[15]", + "mgmt_gpio_oeb[18]", + "mgmt_gpio_oeb[21]", + "mgmt_gpio_oeb[22]", + "mgmt_gpio_oeb[23]", + "mgmt_gpio_oeb[24]", + "mgmt_gpio_oeb[25]", + "mgmt_gpio_oeb[26]", + "mgmt_gpio_oeb[27]", + "mgmt_gpio_oeb[28]", + "mgmt_gpio_oeb[2]", + "mgmt_gpio_oeb[30]", + "mgmt_gpio_oeb[31]", + "mgmt_gpio_oeb[5]", + "mgmt_gpio_oeb[7]", + "mgmt_gpio_oeb[9]", + "pad_flash_io0_oeb", + "pad_flash_io1_oeb", + "mgmt_gpio_out[11]", + "mgmt_gpio_out[12]", + "mgmt_gpio_out[4]", + "mgmt_gpio_out[3]", + "mgmt_gpio_out[7]", + "mgmt_gpio_out[16]", + "mgmt_gpio_out[17]", + "mgmt_gpio_out[19]", + "mgmt_gpio_out[18]", + "mgmt_gpio_out[24]", + "mgmt_gpio_out[20]", + "mgmt_gpio_out[25]", + "mgmt_gpio_out[26]", + "mgmt_gpio_out[23]", + "mgmt_gpio_out[22]", + "mgmt_gpio_out[21]", + "mgmt_gpio_out[28]", + "mgmt_gpio_out[2]", + "mgmt_gpio_out[27]", + "mgmt_gpio_out[31]", + "mgmt_gpio_out[30]", + "mgmt_gpio_out[29]", + "mgmt_gpio_out[34]", + "mgmt_gpio_out[5]", + "spimemio_flash_io3_di", + "wb_clk_i", + "user_clock", + "VGND", + "VPWR" + ] + ] + }, + { + "name": [ + "buff_flash_clkrst", + "buff_flash_clkrst" + ], + "devices": [ + [ + ["sky130_fd_sc_hd__clkbuf_8", 15], + ["sky130_ef_sc_hd__decap_12", 1], + ["sky130_fd_sc_hd__decap_4", 1], + ["sky130_fd_sc_hd__decap_3", 1], + ["sky130_fd_sc_hd__decap_8", 1 ] + ], [ + ["sky130_fd_sc_hd__clkbuf_8", 15 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["sky130_fd_sc_hd__decap_4", 1 ], + ["sky130_fd_sc_hd__decap_3", 1 ], + ["sky130_fd_sc_hd__decap_8", 1 ] + ] + ], + "nets": [ + 32, + 32 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "VGND", + "VPWR", + "in_n[4]", + "in_n[9]", + "in_n[11]", + "in_n[6]", + "in_s[0]", + "in_s[2]", + "in_n[1]", + "in_n[8]", + "in_n[3]", + "in_n[5]", + "in_n[10]", + "in_s[1]", + "in_n[0]", + "in_n[2]", + "in_n[7]", + "out_s[4]", + "out_s[9]", + "out_s[11]", + "out_s[6]", + "out_n[0]", + "out_n[2]", + "out_s[1]", + "out_s[8]", + "out_s[3]", + "out_s[5]", + "out_s[10]", + "out_n[1]", + "out_s[0]", + "out_s[2]", + "out_s[7]" + ], [ + "VGND", + "VPWR", + "in_n[4]", + "in_n[9]", + "in_n[11]", + "in_n[6]", + "in_s[0]", + "in_s[2]", + "in_n[1]", + "in_n[8]", + "in_n[3]", + "in_n[5]", + "in_n[10]", + "in_s[1]", + "in_n[0]", + "in_n[2]", + "in_n[7]", + "out_s[4]", + "out_s[9]", + "out_s[11]", + "out_s[6]", + "out_n[0]", + "out_n[2]", + "out_s[1]", + "out_s[8]", + "out_s[3]", + "out_s[5]", + "out_s[10]", + "out_n[1]", + "out_s[0]", + "out_s[2]", + "out_s[7]" + ] + ] + }, + { + "name": [ + "caravel", + "caravel" + ], + "devices": [ + [ + ["gpio_control_block", 38], + ["gpio_defaults_block_0403", 35], + ["digital_pll", 1], + ["sky130_fd_pr__nfet_05v0_nvt", 1500], + ["sky130_fd_pr__pfet_g5v0d10v5", 13220], + ["sky130_fd_pr__nfet_01v8_lvt", 1496], + ["sky130_fd_pr__nfet_g5v0d10v5", 17287], + ["sky130_fd_pr__pfet_01v8_hvt", 1276], + ["sky130_fd_pr__nfet_01v8", 1620], + ["sky130_fd_io__com_cclat", 44], + ["sky130_fd_io__gpiov2_octl_mux", 44], + ["sky130_fd_pr__res_generic_m1", 3188], + ["sky130_fd_pr__res_generic_po", 659], + ["sky130_fd_pr__res_generic_m2", 1524], + ["sky130_fd_io__res250only_small", 91], + ["sky130_fd_io__res75only_small", 792], + ["sky130_fd_io__inv_1", 661], + ["sky130_fd_io__nor2_1", 176], + ["sky130_fd_io__nand2_1", 176], + ["sky130_fd_io__gpiov2_ipath_hvls", 44], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 44], + ["sky130_fd_pr__pfet_01v8", 408], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 92], + ["sky130_fd_pr__res_generic_m3", 52], + ["sky130_fd_pr__res_generic_m4", 44], + ["sky130_fd_pr__res_generic_m5", 18], + ["sky130_fd_pr__diode_pd2nw_05v5", 6], + ["constant_block", 7], + ["sky130_fd_pr__res_generic_nd__hv", 1], + ["sky130_fd_pr__res_generic_nd", 68], + ["mgmt_core_wrapper", 1], + ["simple_por", 1], + ["caravel_clocking", 1], + ["gpio_defaults_block_1803", 2], + ["spare_logic_block", 4], + ["user_id_programming", 1], + ["gpio_defaults_block_0801", 1], + ["xres_buf", 1], + ["sky130_fd_sc_hd__buf_8", 196], + ["sky130_ef_sc_hd__decap_12", 1], + ["mgmt_protect", 1], + ["housekeeping", 1], + ["buff_flash_clkrst", 1 ] + ], [ + ["gpio_control_block", 38 ], + ["gpio_defaults_block_0403", 35 ], + ["digital_pll", 1 ], + ["sky130_fd_pr__nfet_05v0_nvt", 1500 ], + ["sky130_fd_pr__pfet_g5v0d10v5", 13220 ], + ["sky130_fd_pr__nfet_01v8_lvt", 1496 ], + ["sky130_fd_pr__nfet_g5v0d10v5", 17287 ], + ["sky130_fd_pr__pfet_01v8_hvt", 1276 ], + ["sky130_fd_pr__nfet_01v8", 1620 ], + ["sky130_fd_io__com_cclat", 44 ], + ["sky130_fd_io__gpiov2_octl_mux", 44 ], + ["sky130_fd_pr__res_generic_m1", 3188 ], + ["sky130_fd_pr__res_generic_po", 659 ], + ["sky130_fd_pr__res_generic_m2", 1524 ], + ["sky130_fd_io__res250only_small", 91 ], + ["sky130_fd_io__res75only_small", 792 ], + ["sky130_fd_io__inv_1", 661 ], + ["sky130_fd_io__nor2_1", 176 ], + ["sky130_fd_io__nand2_1", 176 ], + ["sky130_fd_io__gpiov2_ipath_hvls", 44 ], + ["sky130_fd_io__gpiov2_vcchib_in_buf", 44 ], + ["sky130_fd_pr__pfet_01v8", 408 ], + ["sky130_fd_io__signal_5_sym_hv_local_5term", 92 ], + ["sky130_fd_pr__res_generic_m3", 52 ], + ["sky130_fd_pr__res_generic_m4", 44 ], + ["sky130_fd_pr__res_generic_m5", 18 ], + ["sky130_fd_pr__diode_pd2nw_05v5", 6 ], + ["constant_block", 7 ], + ["sky130_fd_pr__res_generic_nd__hv", 1 ], + ["sky130_fd_pr__res_generic_nd", 68 ], + ["mgmt_core_wrapper", 1 ], + ["simple_por", 1 ], + ["caravel_clocking", 1 ], + ["gpio_defaults_block_1803", 2 ], + ["spare_logic_block", 4 ], + ["user_id_programming", 1 ], + ["gpio_defaults_block_0801", 1 ], + ["xres_buf", 1 ], + ["sky130_fd_sc_hd__buf_8", 196 ], + ["sky130_ef_sc_hd__decap_12", 1 ], + ["mgmt_protect", 1 ], + ["housekeeping", 1 ], + ["buff_flash_clkrst", 1 ] + ] + ], + "nets": [ + 28231, + 28231 + ], + "badnets": [ + ], + "badelements": [ + ], + "pins": [ + [ + "resetb", + "flash_clk", + "flash_csb", + "clock", + "flash_io0", + "flash_io1", + "gpio", + "mprj_io[37]", + "mprj_io[36]", + "mprj_io[35]", + "mprj_io[34]", + "mprj_io[21]", + "mprj_io[33]", + "mprj_io[32]", + "mprj_io[23]", + "mprj_io[31]", + "mprj_io[29]", + "mprj_io[28]", + "mprj_io[27]", + "mprj_io[26]", + "mprj_io[25]", + "mprj_io[24]", + "mprj_io[30]", + "mprj_io[22]", + "mprj_io[20]", + "mprj_io[19]", + "mprj_io[18]", + "mprj_io[17]", + "mprj_io[15]", + "mprj_io[14]", + "mprj_io[13]", + "mprj_io[12]", + "mprj_io[11]", + "mprj_io[9]", + "mprj_io[10]", + "mprj_io[8]", + "mprj_io[7]", + "mprj_io[16]", + "mprj_io[6]", + "mprj_io[5]", + "mprj_io[4]", + "mprj_io[3]", + "mprj_io[2]", + "mprj_io[1]", + "mprj_io[0]", + "vccd1", + "vccd2", + "vccd", + "vdda1", + "vdda1_2", + "vdda2", + "vdda", + "vddio", + "vddio_2", + "vssa1", + "vssa1_2", + "vssa2", + "vssa", + "vssd1", + "vssd2", + "vssd", + "vssio", + "vssio_2" + ], [ + "resetb", + "flash_clk", + "flash_csb", + "clock", + "flash_io0", + "flash_io1", + "gpio", + "mprj_io[37]", + "mprj_io[36]", + "mprj_io[35]", + "mprj_io[34]", + "mprj_io[21]", + "mprj_io[33]", + "mprj_io[32]", + "mprj_io[23]", + "mprj_io[31]", + "mprj_io[29]", + "mprj_io[28]", + "mprj_io[27]", + "mprj_io[26]", + "mprj_io[25]", + "mprj_io[24]", + "mprj_io[30]", + "mprj_io[22]", + "mprj_io[20]", + "mprj_io[19]", + "mprj_io[18]", + "mprj_io[17]", + "mprj_io[15]", + "mprj_io[14]", + "mprj_io[13]", + "mprj_io[12]", + "mprj_io[11]", + "mprj_io[9]", + "mprj_io[10]", + "mprj_io[8]", + "mprj_io[7]", + "mprj_io[16]", + "mprj_io[6]", + "mprj_io[5]", + "mprj_io[4]", + "mprj_io[3]", + "mprj_io[2]", + "mprj_io[1]", + "mprj_io[0]", + "vccd1", + "vccd2", + "vccd", + "vdda1", + "vdda1_2", + "vdda2", + "vdda", + "vddio", + "vddio_2", + "vssa1", + "vssa1_2", + "vssa2", + "vssa", + "vssd1", + "vssd2", + "vssd", + "vssio", + "vssio_2" + ] + ] + } +] diff --git a/signoff/caravel/standalone_pvr/caravel.lvs.report b/signoff/caravel/standalone_pvr/caravel.lvs.report index 72617b15..27a01c0b 100644 --- a/signoff/caravel/standalone_pvr/caravel.lvs.report +++ b/signoff/caravel/standalone_pvr/caravel.lvs.report @@ -6983,6 +6983,46 @@ B Cell pin lists are equivalent. Device classes NF_sky130_fd_sc_hd__nor4b_2 and sky130_fd_sc_hd__nor4b_2 are equivalent. +Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes. +Warning: Equate pins: cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box. +Warning: Equate pins: cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box. + +Subcircuit pins: +Circuit 1: sky130_fd_pr__cap_mim_m3_1 |Circuit 2: sky130_fd_pr__cap_mim_m3_1 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +1 |1 +2 |2 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent. + +Circuit 1 cell sky130_fd_pr__cap_mim_m3_2 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_2 are black boxes. +Warning: Equate pins: cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box. +Warning: Equate pins: cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box. + +Subcircuit pins: +Circuit 1: sky130_fd_pr__cap_mim_m3_2 |Circuit 2: sky130_fd_pr__cap_mim_m3_2 +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +1 |1 +2 |2 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes sky130_fd_pr__cap_mim_m3_2 and sky130_fd_pr__cap_mim_m3_2 are equivalent. + +Circuit 1 cell sky130_fd_pr__res_xhigh_po and Circuit 2 cell sky130_fd_pr__res_xhigh_po are black boxes. +Warning: Equate pins: cell sky130_fd_pr__res_xhigh_po is a placeholder, treated as a black box. +Warning: Equate pins: cell sky130_fd_pr__res_xhigh_po is a placeholder, treated as a black box. + +Subcircuit pins: +Circuit 1: sky130_fd_pr__res_xhigh_po |Circuit 2: sky130_fd_pr__res_xhigh_po +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +1 |1 +2 |2 +3 |3 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes sky130_fd_pr__res_xhigh_po and sky130_fd_pr__res_xhigh_po are equivalent. + Circuit 1 cell sky130_fd_pr__res_generic_pd__hv and Circuit 2 cell sky130_fd_pr__res_generic_pd__hv are black boxes. Warning: Equate pins: cell sky130_fd_pr__res_generic_pd__hv is a placeholder, treated as a black box. Warning: Equate pins: cell sky130_fd_pr__res_generic_pd__hv is a placeholder, treated as a black box. @@ -18099,20 +18139,46 @@ flash_io3_di ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- Cell pin lists are equivalent. Device classes mgmt_core_wrapper and mgmt_core_wrapper are equivalent. +Flattening unmatched subcell QJ_sky130_fd_pr__pfet_g5v0d10v5_3YBPVB in circuit simple_por (0)(4 instances) +Flattening unmatched subcell QJ_sky130_fd_pr__pfet_g5v0d10v5_YUHPXE in circuit simple_por (0)(1 instance) +Flattening unmatched subcell QJ_sky130_fd_pr__nfet_g5v0d10v5_ZK8HQC in circuit simple_por (0)(1 instance) +Flattening unmatched subcell QJ_sky130_fd_pr__nfet_g5v0d10v5_PKVMTM in circuit simple_por (0)(1 instance) +Flattening unmatched subcell QJ_sky130_fd_pr__cap_mim_m3_1_WRT4AW in circuit simple_por (0)(1 instance) +Flattening unmatched subcell QJ_sky130_fd_pr__pfet_g5v0d10v5_YEUEBV in circuit simple_por (0)(1 instance) +Flattening unmatched subcell QJ_sky130_fd_pr__pfet_g5v0d10v5_YUHPBG in circuit simple_por (0)(1 instance) +Flattening unmatched subcell QJ_sky130_fd_pr__cap_mim_m3_2_W5U4AW in circuit simple_por (0)(1 instance) +Flattening unmatched subcell QJ_sky130_fd_pr__pfet_g5v0d10v5_ZEUEFZ in circuit simple_por (0)(1 instance) +Flattening unmatched subcell QJ_sky130_fd_pr__res_xhigh_po_0p69_S5N9F3 in circuit simple_por (0)(1 instance) +Flattening unmatched subcell QJ_sky130_fd_pr__nfet_g5v0d10v5_TGFUGS in circuit simple_por (0)(1 instance) -Circuit 2 cell simple_por is a black box; will not flatten Circuit 1 -Warning: Equate pins: cell simple_por is a placeholder, treated as a black box. +Class simple_por (0): Merged 20 parallel devices. +Class simple_por (0): Merged 24 series devices. +Subcircuit summary: +Circuit 1: simple_por |Circuit 2: simple_por +--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- +sky130_fd_pr__pfet_g5v0d10v5 (21->8) |sky130_fd_pr__pfet_g5v0d10v5 (8) +sky130_fd_pr__nfet_g5v0d10v5 (9->3) |sky130_fd_pr__nfet_g5v0d10v5 (3) +sky130_fd_pr__cap_mim_m3_1 (1) |sky130_fd_pr__cap_mim_m3_1 (1) +sky130_fd_pr__cap_mim_m3_2 (1) |sky130_fd_pr__cap_mim_m3_2 (1) +QJ_sky130_fd_sc_hvl__buf_8 (2) |sky130_fd_sc_hvl__buf_8 (2) +QJ_sky130_fd_sc_hvl__inv_8 (1) |sky130_fd_sc_hvl__inv_8 (1) +sky130_fd_pr__res_xhigh_po (28->3) |sky130_fd_pr__res_xhigh_po (4->3) +QJ_sky130_fd_sc_hvl__schmittbuf_1 (1) |sky130_fd_sc_hvl__schmittbuf_1 (1) +Number of devices: 20 |Number of devices: 20 +Number of nets: 17 |Number of nets: 17 +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- +Netlists match uniquely. Subcircuit pins: Circuit 1: simple_por |Circuit 2: simple_por --------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------- -vdd3v3 |vdd3v3 -vdd1v8 |vdd1v8 porb_h |porb_h -por_l |por_l porb_l |porb_l -vss1v8 |vss1v8 +por_l |por_l vss3v3 |vss3v3 +vdd3v3 |vdd3v3 +vss1v8 |vss1v8 +vdd1v8 |vdd1v8 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- Cell pin lists are equivalent. Device classes simple_por and simple_por are equivalent. diff --git a/signoff/caravel/standalone_pvr/logs/caravel.lvs.log b/signoff/caravel/standalone_pvr/logs/caravel.lvs.log new file mode 100644 index 00000000..2d5bdc06 --- /dev/null +++ b/signoff/caravel/standalone_pvr/logs/caravel.lvs.log @@ -0,0 +1,16147 @@ +Netgen 1.5.219 compiled on Fri Nov 4 18:25:26 EDT 2022 +Warning: netgen command 'format' use fully-qualified name '::netgen::format' +Warning: netgen command 'global' use fully-qualified name '::netgen::global' +Reading netlist caravel.spice +Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_01v8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_05v0_nvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_01v8_lvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_01v8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__esd_nfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_nd__hv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_nd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__cap_mim_m3_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__cap_mim_m3_2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_xhigh_po +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_pd__hv +Creating placeholder cell definition. +Reading SPICE netlists of I/O +Call to undefined subcircuit sky130_fd_io__hvsbt_nand2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__res75only_small +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_05v0_nvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_01v8_lvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__nfet_01v8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__com_cclat_hvnor3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__com_cclat_hvnand3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__com_cclat_inv_in +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__com_cclat_inv_out +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_opto +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_em1o +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_em1s +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__res250only_small +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__signal_5_sym_hv_local_5term +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_ctl_lsbank_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_ctl_hld_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_nor +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_inv_x1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ctl_logic_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_amux_switch +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nor2_4_enhpath +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nand2_2_enhpath +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_inv_x2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_opti +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hotswap_log_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_latch +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_nonoverlap_leak_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_pug_ovtfix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_pghs_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_tk_tie_r_out_esd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_pug +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_vpb_bias +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_inv_x1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hotswap_hys +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hotswap_pghspd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hotswap_wpd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_tk_em1s +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_tk_em1o +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_inv_x4 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_pghspu +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_hotswap_vpb_bias_unit +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__esd_pfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_ipath_lvls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_ipath_hvls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_in_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__pfet_01v8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_obpredrvr_new_leak_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_obpredrvr_old +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pdpredrvr_strong_leak_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pdpredrvr_strong_cmos +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pupredrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_opath_datoe_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_octl_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_inv_x2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_nor +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_xor +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_odrvr_sub +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_pddrvr_strong_slow +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_pddrvr_weak +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pddrvr +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pudrvr_weak +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pudrvr_strong_slow +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pudrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_tie_r_out_esd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pddrvr_unit +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__esd_nfet_g5v0d10v5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pdpredrvr_strong_nr2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pdpredrvr_strong_nr3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nor3_dnw +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_predrvr_switch +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_nd__hv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_em2o +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_em2s +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pudrvr_unit_2_5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pupredrvr_strong_nd3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_ovtv2_pupredrvr_strong_nd2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpio_pudrvr_unit_2_5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_switch +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ctl_logic +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_decoder +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ls_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_i2c_fix +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nor2_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__nand2_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_nand5 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_nand4 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xor2_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__inv_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amx_pucsd_inv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_lshv2hv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amx_inv4 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amx_pdcsd_inv +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_ls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_ls_i2c_fix3_ver2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amx_pucsd_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_drvr_ls_i2c_fix3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_amux_ls_inv_x1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_ctl_hld +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_ctl_lsbank +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_inv_x4 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__hvsbt_inv_x8 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_optiB +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__tk_optiA +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_inbuf_lvinv_x1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_ipath_lvls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_ipath_hvls +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_vcchib_in_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_in_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pupredrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pdpredrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_opath_datoe +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_odrvr_sub +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pddrvr_strong +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pdpredrvr_strong_nr2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pdpredrvr_strong_nr3 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__sio_hvsbt_nand2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres4v2_in_buf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_esd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_wpu +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_rcfilter_lpf +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_inv_hys +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_tk_emlo +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_tk_emlc +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_rcfilter_lpf_rcunit +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_io__xres_rcfilter_lpf_res_sub +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_nd +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_sc_hd__nand2_2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_sc_hd__nor2_2 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__res_generic_pd__hv +Creating placeholder cell definition. +Ignoring line starting with token: # +line number 1 = '# NOTE: Hand-edited to change res_xhigh_po_0p69 resistors to res_xhigh_po resistors with W=0.69' +Ignoring line starting with token: # +line number 2 = '# because the former device does not get recognized when reading from GDS.' +Call to undefined subcircuit sky130_fd_pr__cap_mim_m3_1 +Creating placeholder cell definition. +Call to undefined subcircuit sky130_fd_pr__cap_mim_m3_2 +Creating placeholder cell definition. +Ignoring line starting with token: # +line number 19 = '# XR1 net4 vdd3v3 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=500 mult=1 m=1' +Call to undefined subcircuit sky130_fd_pr__res_xhigh_po +Creating placeholder cell definition. +Ignoring line starting with token: # +line number 27 = '# XR2 vss3v3 net4 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=150 mult=1 m=1' +Ignoring line starting with token: # +line number 50 = '# XR3 vss3v3 vss3v3 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=25 mult=2 m=2' +File /home/tim/gits/caravel/xschem/simple_por.spice read with 5 warnings. +Reading all gate-level verilog submodules +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance \ringosc.iss.const1 of sky130_fd_sc_hd__conb_1 in cell digital_pll +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Creating placeholder cell definition for module gpio_logic_high. +Note: Implicit pin LO in instance spare_cell of sky130_fd_sc_hd__macro_sparecell in cell gpio_control_block +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance gpio_logic_high of sky130_fd_sc_hd__conb_1 in cell gpio_logic_high +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance \insts[0] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[100] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[101] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[102] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[103] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[104] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[105] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[106] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[107] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[108] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[109] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[10] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[110] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[111] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[112] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[113] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[114] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[115] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[116] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[117] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[118] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[119] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[11] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[120] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[121] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[122] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[123] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[124] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[125] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[126] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[127] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[128] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[129] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[12] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[130] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[131] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[132] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[133] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[134] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[135] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[136] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[137] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[138] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[139] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[13] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[140] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[141] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[142] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[143] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[144] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[145] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[146] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[147] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[148] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[149] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[14] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[150] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[151] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[152] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[153] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[154] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[155] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[156] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[157] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[158] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[159] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[15] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[160] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[161] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[162] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[163] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[164] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[165] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[166] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[167] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[168] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[169] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[16] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[170] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[171] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[172] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[173] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[174] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[175] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[176] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[177] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[178] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[179] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[17] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[180] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[181] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[182] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[183] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[184] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[185] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[186] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[187] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[188] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[189] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[18] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[190] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[191] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[192] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[193] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[194] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[195] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[196] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[197] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[198] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[199] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[19] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[1] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[200] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[201] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[202] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[203] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[204] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[205] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[206] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[207] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[208] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[209] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[20] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[210] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[211] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[212] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[213] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[214] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[215] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[216] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[217] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[218] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[219] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[21] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[220] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[221] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[222] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[223] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[224] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[225] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[226] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[227] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[228] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[229] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[22] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[230] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[231] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[232] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[233] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[234] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[235] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[236] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[237] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[238] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[239] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[23] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[240] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[241] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[242] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[243] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[244] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[245] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[246] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[247] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[248] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[249] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[24] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[250] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[251] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[252] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[253] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[254] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[255] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[256] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[257] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[258] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[259] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[25] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[260] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[261] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[262] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[263] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[264] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[265] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[266] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[267] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[268] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[269] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[26] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[270] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[271] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[272] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[273] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[274] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[275] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[276] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[277] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[278] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[279] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[27] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[280] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[281] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[282] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[283] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[284] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[285] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[286] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[287] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[288] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[289] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[28] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[290] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[291] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[292] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[293] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[294] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[295] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[296] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[297] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[298] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[299] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[29] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[2] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[300] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[301] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[302] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[303] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[304] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[305] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[306] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[307] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[308] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[309] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[30] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[310] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[311] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[312] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[313] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[314] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[315] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[316] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[317] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[318] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[319] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[31] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[320] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[321] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[322] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[323] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[324] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[325] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[326] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[327] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[328] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[329] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[32] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[330] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[331] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[332] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[333] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[334] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[335] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[336] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[337] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[338] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[339] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[33] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[340] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[341] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[342] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[343] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[344] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[345] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[346] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[347] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[348] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[349] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[34] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[350] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[351] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[352] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[353] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[354] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[355] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[356] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[357] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[358] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[359] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[35] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[360] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[361] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[362] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[363] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[364] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[365] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[366] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[367] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[368] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[369] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[36] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[370] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[371] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[372] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[373] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[374] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[375] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[376] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[377] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[378] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[379] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[37] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[380] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[381] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[382] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[383] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[384] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[385] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[386] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[387] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[388] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[389] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[38] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[390] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[391] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[392] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[393] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[394] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[395] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[396] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[397] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[398] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[399] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[39] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[3] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[400] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[401] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[402] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[403] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[404] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[405] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[406] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[407] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[408] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[409] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[40] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[410] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[411] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[412] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[413] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[414] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[415] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[416] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[417] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[418] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[419] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[41] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[420] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[421] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[422] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[423] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[424] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[425] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[426] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[427] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[428] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[429] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[42] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[430] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[431] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[432] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[433] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[434] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[435] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[436] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[437] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[438] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[439] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[43] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[440] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[441] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[442] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[443] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[444] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[445] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[446] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[447] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[448] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[449] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[44] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[450] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[451] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[452] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[453] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[454] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[455] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[456] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[457] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[458] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[459] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[45] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[460] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[461] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[462] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[46] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[47] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[48] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[49] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[4] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[50] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[51] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[52] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[53] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[54] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[55] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[56] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[57] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[58] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[59] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[5] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[60] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[61] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[62] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[63] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[64] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[65] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[66] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[67] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[68] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[69] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[6] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[70] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[71] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[72] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[73] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[74] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[75] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[76] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[77] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[78] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[79] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[7] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[80] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[81] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[82] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[83] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[84] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[85] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[86] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[87] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[88] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[89] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[8] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[90] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[91] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[92] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[93] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[94] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[95] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[96] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[97] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[98] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[99] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Note: Implicit pin LO in instance \insts[9] of sky130_fd_sc_hd__conb_1 in cell mprj_logic_high +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance inst of sky130_fd_sc_hd__conb_1 in cell mprj2_logic_high +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance mprj2_logic_high_hvl of sky130_fd_sc_hvl__conb_1 in cell mgmt_protect_hv +Note: Implicit pin LO in instance mprj_logic_high_hvl of sky130_fd_sc_hvl__conb_1 in cell mgmt_protect_hv +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin HI in instance _411__30 of sky130_fd_sc_hd__conb_1 in cell caravel_clocking +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance _7103__490 of sky130_fd_sc_hd__conb_1 in cell housekeeping +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin IN_H in instance clock_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_NOESD_H in instance clock_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_0_H in instance clock_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance clock_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin IN_H in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_NOESD_H in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_0_H in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin IN in instance flash_clk_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin IN_H in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_NOESD_H in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_0_H in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin IN in instance flash_csb_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin IN_H in instance flash_io0_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_NOESD_H in instance flash_io0_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_0_H in instance flash_io0_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance flash_io0_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin IN_H in instance flash_io1_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_NOESD_H in instance flash_io1_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_0_H in instance flash_io1_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance flash_io1_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin IN_H in instance gpio_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_NOESD_H in instance gpio_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_0_H in instance gpio_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance gpio_pad of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[0] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[10] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[11] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[12] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[13] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[14] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[15] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[16] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[17] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[18] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[1] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[2] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[3] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[4] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[5] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[6] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[7] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[8] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area1_io_pad[9] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[0] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[10] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[11] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[12] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[13] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[14] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[15] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[16] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[17] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[18] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[1] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[2] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[3] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[4] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[5] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[6] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[7] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[8] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin PAD_A_ESD_1_H in instance \mprj_pads.area2_io_pad[9] of sky130_ef_io__gpiov2_pad_wrapped in cell chip_io +Note: Implicit pin TIE_HI_ESD in instance resetb_pad of sky130_fd_io__top_xres4v2 in cell chip_io +Reading LiteX gate-level verilog submodules +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin HI in instance \BLOCK[0].RAM32.TIE0[0].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[0].RAM32.TIE0[1].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[0].RAM32.TIE0[2].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[0].RAM32.TIE0[3].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[1].RAM32.TIE0[0].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[1].RAM32.TIE0[1].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[1].RAM32.TIE0[2].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[1].RAM32.TIE0[3].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[2].RAM32.TIE0[0].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[2].RAM32.TIE0[1].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[2].RAM32.TIE0[2].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[2].RAM32.TIE0[3].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[3].RAM32.TIE0[0].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[3].RAM32.TIE0[1].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[3].RAM32.TIE0[2].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Note: Implicit pin HI in instance \BLOCK[3].RAM32.TIE0[3].__cell__ of sky130_fd_sc_hd__conb_1 in cell RAM128 +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[0].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[0].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[0].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[0].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[1].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[1].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[1].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[1].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[2].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[2].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[2].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[2].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[3].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[3].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[3].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[0].RAM128.BLOCK[3].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[0].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[0].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[0].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[0].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[1].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[1].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[1].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[1].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[2].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[2].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[2].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[2].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[3].RAM32.TIE0[0].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[3].RAM32.TIE0[1].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[3].RAM32.TIE0[2].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Note: Implicit pin HI in instance \BANK128[1].RAM128.BLOCK[3].RAM32.TIE0[3].cell of sky130_fd_sc_hd__conb_1 in cell RAM256 +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Note: Implicit pin LO in instance mgmt_core_wrapper_4218 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin LO in instance mgmt_core_wrapper_4219 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4209 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4210 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4211 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4212 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4213 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4214 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4215 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin HI in instance mgmt_core_wrapper_4216 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Note: Implicit pin LO in instance mgmt_core_wrapper_4217 of sky130_fd_sc_hd__conb_1 in cell mgmt_core_wrapper +Reading top gate-level verilog module +Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. +Creating placeholder cell definition for module user_project_wrapper. +Device classes NF_sky130_fd_sc_hd__or3b_1 and sky130_fd_sc_hd__or3b_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or3b_1 in circuit 1 and sky130_fd_sc_hd__or3b_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or3b_1 and/or sky130_fd_sc_hd__or3b_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or3b_1 |Circuit 2: sky130_fd_sc_hd__or3b_1 +-------------------------------------------|------------------------------------------- +A |A +C_N |C_N +X |X +B |B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or3b_2 and sky130_fd_sc_hd__or3b_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or3b_2 in circuit 1 and sky130_fd_sc_hd__or3b_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or3b_2 and/or sky130_fd_sc_hd__or3b_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or3b_2 |Circuit 2: sky130_fd_sc_hd__or3b_2 +-------------------------------------------|------------------------------------------- +A |A +B |B +C_N |C_N +X |X +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or3b_4 and sky130_fd_sc_hd__or3b_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or3b_4 in circuit 1 and sky130_fd_sc_hd__or3b_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or3b_4 and/or sky130_fd_sc_hd__or3b_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or3b_4 |Circuit 2: sky130_fd_sc_hd__or3b_4 +-------------------------------------------|------------------------------------------- +A |A +B |B +C_N |C_N +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a32o_4 and sky130_fd_sc_hd__a32o_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a32o_4 in circuit 1 and sky130_fd_sc_hd__a32o_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a32o_4 and/or sky130_fd_sc_hd__a32o_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a32o_4 |Circuit 2: sky130_fd_sc_hd__a32o_4 +-------------------------------------------|------------------------------------------- +A3 |A3 +X |X +A2 |A2 +B1 |B1 +B2 |B2 +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o41a_2 and sky130_fd_sc_hd__o41a_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o41a_2 in circuit 1 and sky130_fd_sc_hd__o41a_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o41a_2 and/or sky130_fd_sc_hd__o41a_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o41a_2 |Circuit 2: sky130_fd_sc_hd__o41a_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +A4 |A4 +B1 |B1 +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o41a_4 and sky130_fd_sc_hd__o41a_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o41a_4 in circuit 1 and sky130_fd_sc_hd__o41a_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o41a_4 and/or sky130_fd_sc_hd__o41a_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o41a_4 |Circuit 2: sky130_fd_sc_hd__o41a_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +A4 |A4 +B1 |B1 +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a22o_4 and sky130_fd_sc_hd__a22o_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a22o_4 in circuit 1 and sky130_fd_sc_hd__a22o_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a22o_4 and/or sky130_fd_sc_hd__a22o_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a22o_4 |Circuit 2: sky130_fd_sc_hd__a22o_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +B2 |B2 +X |X +A2 |A2 +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o21bai_2 and sky130_fd_sc_hd__o21bai_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o21bai_2 in circuit 1 and sky130_fd_sc_hd__o21bai_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o21bai_2 and/or sky130_fd_sc_hd__o21bai_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o21bai_2 |Circuit 2: sky130_fd_sc_hd__o21bai_2 +-------------------------------------------|------------------------------------------- +B1_N |B1_N +Y |Y +A2 |A2 +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o21bai_4 and sky130_fd_sc_hd__o21bai_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o21bai_4 in circuit 1 and sky130_fd_sc_hd__o21bai_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o21bai_4 and/or sky130_fd_sc_hd__o21bai_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o21bai_4 |Circuit 2: sky130_fd_sc_hd__o21bai_4 +-------------------------------------------|------------------------------------------- +Y |Y +B1_N |B1_N +A1 |A1 +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a311oi_1 and sky130_fd_sc_hd__a311oi_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a311oi_1 in circuit 1 and sky130_fd_sc_hd__a311oi_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a311oi_1 and/or sky130_fd_sc_hd__a311oi_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a311oi_1 |Circuit 2: sky130_fd_sc_hd__a311oi_1 +-------------------------------------------|------------------------------------------- +A3 |A3 +Y |Y +C1 |C1 +B1 |B1 +A2 |A2 +A1 |A1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a311oi_4 and sky130_fd_sc_hd__a311oi_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a311oi_4 in circuit 1 and sky130_fd_sc_hd__a311oi_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a311oi_4 and/or sky130_fd_sc_hd__a311oi_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a311oi_4 |Circuit 2: sky130_fd_sc_hd__a311oi_4 +-------------------------------------------|------------------------------------------- +Y |Y +B1 |B1 +A1 |A1 +A3 |A3 +C1 |C1 +A2 |A2 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o2111a_4 and sky130_fd_sc_hd__o2111a_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o2111a_4 in circuit 1 and sky130_fd_sc_hd__o2111a_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o2111a_4 and/or sky130_fd_sc_hd__o2111a_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o2111a_4 |Circuit 2: sky130_fd_sc_hd__o2111a_4 +-------------------------------------------|------------------------------------------- +X |X +A1 |A1 +A2 |A2 +C1 |C1 +B1 |B1 +D1 |D1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o211a_4 and sky130_fd_sc_hd__o211a_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o211a_4 in circuit 1 and sky130_fd_sc_hd__o211a_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o211a_4 and/or sky130_fd_sc_hd__o211a_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o211a_4 |Circuit 2: sky130_fd_sc_hd__o211a_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +X |X +C1 |C1 +A2 |A2 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or2_1 and sky130_fd_sc_hd__or2_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or2_1 in circuit 1 and sky130_fd_sc_hd__or2_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or2_1 and/or sky130_fd_sc_hd__or2_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or2_1 |Circuit 2: sky130_fd_sc_hd__or2_1 +-------------------------------------------|------------------------------------------- +A |A +X |X +B |B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or2_4 and sky130_fd_sc_hd__or2_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or2_4 in circuit 1 and sky130_fd_sc_hd__or2_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or2_4 and/or sky130_fd_sc_hd__or2_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or2_4 |Circuit 2: sky130_fd_sc_hd__or2_4 +-------------------------------------------|------------------------------------------- +X |X +A |A +B |B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a2111oi_2 and sky130_fd_sc_hd__a2111oi_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a2111oi_2 in circuit 1 and sky130_fd_sc_hd__a2111oi_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a2111oi_2 and/or sky130_fd_sc_hd__a2111oi_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a2111oi_2 |Circuit 2: sky130_fd_sc_hd__a2111oi_2 +-------------------------------------------|------------------------------------------- +D1 |D1 +C1 |C1 +A2 |A2 +A1 |A1 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a2111oi_4 and sky130_fd_sc_hd__a2111oi_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a2111oi_4 in circuit 1 and sky130_fd_sc_hd__a2111oi_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a2111oi_4 and/or sky130_fd_sc_hd__a2111oi_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a2111oi_4 |Circuit 2: sky130_fd_sc_hd__a2111oi_4 +-------------------------------------------|------------------------------------------- +D1 |D1 +C1 |C1 +B1 |B1 +A2 |A2 +A1 |A1 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_RAM128 and RAM128 are equivalent. +Matching pins of NF_RAM128 in circuit 1 and RAM128 in circuit 2 +Equate pins: cell NF_RAM128 and/or RAM128 has no elements. + +Subcircuit pins: +Circuit 1: NF_RAM128 |Circuit 2: RAM128 +-------------------------------------------|------------------------------------------- +A0[0] |A0[0] +A0[1] |A0[1] +A0[2] |A0[2] +A0[3] |A0[3] +A0[4] |A0[4] +A0[5] |A0[5] +A0[6] |A0[6] +CLK |CLK +Di0[0] |Di0[0] +Di0[10] |Di0[10] +Di0[11] |Di0[11] +Di0[12] |Di0[12] +Di0[13] |Di0[13] +Di0[14] |Di0[14] +Di0[15] |Di0[15] +Di0[16] |Di0[16] +Di0[17] |Di0[17] +Di0[18] |Di0[18] +Di0[19] |Di0[19] +Di0[1] |Di0[1] +Di0[20] |Di0[20] +Di0[21] |Di0[21] +Di0[22] |Di0[22] +Di0[23] |Di0[23] +Di0[24] |Di0[24] +Di0[25] |Di0[25] +Di0[26] |Di0[26] +Di0[27] |Di0[27] +Di0[28] |Di0[28] +Di0[29] |Di0[29] +Di0[2] |Di0[2] +Di0[30] |Di0[30] +Di0[31] |Di0[31] +Di0[3] |Di0[3] +Di0[4] |Di0[4] +Di0[5] |Di0[5] +Di0[6] |Di0[6] +Di0[7] |Di0[7] +Di0[8] |Di0[8] +Di0[9] |Di0[9] +Do0[0] |Do0[0] +Do0[10] |Do0[10] +Do0[11] |Do0[11] +Do0[12] |Do0[12] +Do0[13] |Do0[13] +Do0[14] |Do0[14] +Do0[15] |Do0[15] +Do0[16] |Do0[16] +Do0[17] |Do0[17] +Do0[18] |Do0[18] +Do0[19] |Do0[19] +Do0[1] |Do0[1] +Do0[20] |Do0[20] +Do0[21] |Do0[21] +Do0[22] |Do0[22] +Do0[23] |Do0[23] +Do0[24] |Do0[24] +Do0[25] |Do0[25] +Do0[26] |Do0[26] +Do0[27] |Do0[27] +Do0[28] |Do0[28] +Do0[29] |Do0[29] +Do0[2] |Do0[2] +Do0[30] |Do0[30] +Do0[31] |Do0[31] +Do0[3] |Do0[3] +Do0[4] |Do0[4] +Do0[5] |Do0[5] +Do0[6] |Do0[6] +Do0[7] |Do0[7] +Do0[8] |Do0[8] +Do0[9] |Do0[9] +EN0 |EN0 +WE0[0] |WE0[0] +WE0[1] |WE0[1] +WE0[2] |WE0[2] +WE0[3] |WE0[3] +VPWR |VPWR +VGND |VGND +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or4bb_1 and sky130_fd_sc_hd__or4bb_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or4bb_1 in circuit 1 and sky130_fd_sc_hd__or4bb_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or4bb_1 and/or sky130_fd_sc_hd__or4bb_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or4bb_1 |Circuit 2: sky130_fd_sc_hd__or4bb_1 +-------------------------------------------|------------------------------------------- +A |A +X |X +B |B +D_N |D_N +C_N |C_N +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or4bb_2 and sky130_fd_sc_hd__or4bb_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or4bb_2 in circuit 1 and sky130_fd_sc_hd__or4bb_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or4bb_2 and/or sky130_fd_sc_hd__or4bb_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or4bb_2 |Circuit 2: sky130_fd_sc_hd__or4bb_2 +-------------------------------------------|------------------------------------------- +A |A +X |X +B |B +D_N |D_N +C_N |C_N +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or4bb_4 and sky130_fd_sc_hd__or4bb_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or4bb_4 in circuit 1 and sky130_fd_sc_hd__or4bb_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or4bb_4 and/or sky130_fd_sc_hd__or4bb_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or4bb_4 |Circuit 2: sky130_fd_sc_hd__or4bb_4 +-------------------------------------------|------------------------------------------- +D_N |D_N +B |B +A |A +C_N |C_N +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a41o_2 and sky130_fd_sc_hd__a41o_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a41o_2 in circuit 1 and sky130_fd_sc_hd__a41o_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a41o_2 and/or sky130_fd_sc_hd__a41o_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a41o_2 |Circuit 2: sky130_fd_sc_hd__a41o_2 +-------------------------------------------|------------------------------------------- +B1 |B1 +A1 |A1 +X |X +A2 |A2 +A4 |A4 +A3 |A3 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a41o_4 and sky130_fd_sc_hd__a41o_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a41o_4 in circuit 1 and sky130_fd_sc_hd__a41o_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a41o_4 and/or sky130_fd_sc_hd__a41o_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a41o_4 |Circuit 2: sky130_fd_sc_hd__a41o_4 +-------------------------------------------|------------------------------------------- +X |X +A4 |A4 +A3 |A3 +A2 |A2 +A1 |A1 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a31o_4 and sky130_fd_sc_hd__a31o_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a31o_4 in circuit 1 and sky130_fd_sc_hd__a31o_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a31o_4 and/or sky130_fd_sc_hd__a31o_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a31o_4 |Circuit 2: sky130_fd_sc_hd__a31o_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +A2 |A2 +A3 |A3 +A1 |A1 +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes QJ_sky130_fd_sc_hvl__buf_8 and sky130_fd_sc_hvl__buf_8 are equivalent. +Matching pins of QJ_sky130_fd_sc_hvl__buf_8 in circuit 1 and sky130_fd_sc_hvl__buf_8 in circuit 2 +Equate pins: cell QJ_sky130_fd_sc_hvl__buf_8 and/or sky130_fd_sc_hvl__buf_8 has no elements. + +Subcircuit pins: +Circuit 1: QJ_sky130_fd_sc_hvl__buf_8 |Circuit 2: sky130_fd_sc_hvl__buf_8 +-------------------------------------------|------------------------------------------- +VPWR |VPWR +VGND |VGND +X |X +A |A +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__nor4b_1 and sky130_fd_sc_hd__nor4b_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__nor4b_1 in circuit 1 and sky130_fd_sc_hd__nor4b_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__nor4b_1 and/or sky130_fd_sc_hd__nor4b_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__nor4b_1 |Circuit 2: sky130_fd_sc_hd__nor4b_1 +-------------------------------------------|------------------------------------------- +C |C +B |B +A |A +D_N |D_N +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__nor4b_2 and sky130_fd_sc_hd__nor4b_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__nor4b_2 in circuit 1 and sky130_fd_sc_hd__nor4b_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__nor4b_2 and/or sky130_fd_sc_hd__nor4b_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__nor4b_2 |Circuit 2: sky130_fd_sc_hd__nor4b_2 +-------------------------------------------|------------------------------------------- +D_N |D_N +Y |Y +C |C +A |A +B |B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a21boi_4 and sky130_fd_sc_hd__a21boi_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a21boi_4 in circuit 1 and sky130_fd_sc_hd__a21boi_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a21boi_4 and/or sky130_fd_sc_hd__a21boi_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a21boi_4 |Circuit 2: sky130_fd_sc_hd__a21boi_4 +-------------------------------------------|------------------------------------------- +Y |Y +A1 |A1 +B1_N |B1_N +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__nor4b_4 and sky130_fd_sc_hd__nor4b_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__nor4b_4 in circuit 1 and sky130_fd_sc_hd__nor4b_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__nor4b_4 and/or sky130_fd_sc_hd__nor4b_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__nor4b_4 |Circuit 2: sky130_fd_sc_hd__nor4b_4 +-------------------------------------------|------------------------------------------- +B |B +A |A +D_N |D_N +C |C +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o311a_2 and sky130_fd_sc_hd__o311a_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o311a_2 in circuit 1 and sky130_fd_sc_hd__o311a_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o311a_2 and/or sky130_fd_sc_hd__o311a_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o311a_2 |Circuit 2: sky130_fd_sc_hd__o311a_2 +-------------------------------------------|------------------------------------------- +X |X +A2 |A2 +A3 |A3 +A1 |A1 +B1 |B1 +C1 |C1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o311a_4 and sky130_fd_sc_hd__o311a_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o311a_4 in circuit 1 and sky130_fd_sc_hd__o311a_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o311a_4 and/or sky130_fd_sc_hd__o311a_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o311a_4 |Circuit 2: sky130_fd_sc_hd__o311a_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +B1 |B1 +C1 |C1 +X |X +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o22ai_1 and sky130_fd_sc_hd__o22ai_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o22ai_1 in circuit 1 and sky130_fd_sc_hd__o22ai_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o22ai_1 and/or sky130_fd_sc_hd__o22ai_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o22ai_1 |Circuit 2: sky130_fd_sc_hd__o22ai_1 +-------------------------------------------|------------------------------------------- +A2 |A2 +B1 |B1 +Y |Y +A1 |A1 +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o22ai_2 and sky130_fd_sc_hd__o22ai_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o22ai_2 in circuit 1 and sky130_fd_sc_hd__o22ai_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o22ai_2 and/or sky130_fd_sc_hd__o22ai_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o22ai_2 |Circuit 2: sky130_fd_sc_hd__o22ai_2 +-------------------------------------------|------------------------------------------- +B2 |B2 +B1 |B1 +Y |Y +A1 |A1 +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o22ai_4 and sky130_fd_sc_hd__o22ai_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o22ai_4 in circuit 1 and sky130_fd_sc_hd__o22ai_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o22ai_4 and/or sky130_fd_sc_hd__o22ai_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o22ai_4 |Circuit 2: sky130_fd_sc_hd__o22ai_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +Y |Y +A2 |A2 +B1 |B1 +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a22oi_1 and sky130_fd_sc_hd__a22oi_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a22oi_1 in circuit 1 and sky130_fd_sc_hd__a22oi_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a22oi_1 and/or sky130_fd_sc_hd__a22oi_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a22oi_1 |Circuit 2: sky130_fd_sc_hd__a22oi_1 +-------------------------------------------|------------------------------------------- +B1 |B1 +A1 |A1 +B2 |B2 +A2 |A2 +Y |Y +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a22oi_2 and sky130_fd_sc_hd__a22oi_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a22oi_2 in circuit 1 and sky130_fd_sc_hd__a22oi_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a22oi_2 and/or sky130_fd_sc_hd__a22oi_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a22oi_2 |Circuit 2: sky130_fd_sc_hd__a22oi_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +B1 |B1 +B2 |B2 +Y |Y +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o211ai_1 and sky130_fd_sc_hd__o211ai_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o211ai_1 in circuit 1 and sky130_fd_sc_hd__o211ai_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o211ai_1 and/or sky130_fd_sc_hd__o211ai_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o211ai_1 |Circuit 2: sky130_fd_sc_hd__o211ai_1 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +Y |Y +C1 |C1 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o211ai_2 and sky130_fd_sc_hd__o211ai_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o211ai_2 in circuit 1 and sky130_fd_sc_hd__o211ai_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o211ai_2 and/or sky130_fd_sc_hd__o211ai_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o211ai_2 |Circuit 2: sky130_fd_sc_hd__o211ai_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +B1 |B1 +Y |Y +C1 |C1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a22oi_4 and sky130_fd_sc_hd__a22oi_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a22oi_4 in circuit 1 and sky130_fd_sc_hd__a22oi_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a22oi_4 and/or sky130_fd_sc_hd__a22oi_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a22oi_4 |Circuit 2: sky130_fd_sc_hd__a22oi_4 +-------------------------------------------|------------------------------------------- +A2 |A2 +B2 |B2 +A1 |A1 +B1 |B1 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a2bb2oi_1 and sky130_fd_sc_hd__a2bb2oi_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a2bb2oi_1 in circuit 1 and sky130_fd_sc_hd__a2bb2oi_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a2bb2oi_1 and/or sky130_fd_sc_hd__a2bb2oi_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a2bb2oi_1 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_1 +-------------------------------------------|------------------------------------------- +A1_N |A1_N +Y |Y +VGND |VGND +VPWR |VPWR +B2 |B2 +B1 |B1 +A2_N |A2_N +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a2bb2oi_2 and sky130_fd_sc_hd__a2bb2oi_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a2bb2oi_2 in circuit 1 and sky130_fd_sc_hd__a2bb2oi_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a2bb2oi_2 and/or sky130_fd_sc_hd__a2bb2oi_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a2bb2oi_2 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_2 +-------------------------------------------|------------------------------------------- +A2_N |A2_N +A1_N |A1_N +Y |Y +B2 |B2 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a2bb2oi_4 and sky130_fd_sc_hd__a2bb2oi_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a2bb2oi_4 in circuit 1 and sky130_fd_sc_hd__a2bb2oi_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a2bb2oi_4 and/or sky130_fd_sc_hd__a2bb2oi_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a2bb2oi_4 |Circuit 2: sky130_fd_sc_hd__a2bb2oi_4 +-------------------------------------------|------------------------------------------- +Y |Y +A2_N |A2_N +B2 |B2 +A1_N |A1_N +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a311o_2 and sky130_fd_sc_hd__a311o_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a311o_2 in circuit 1 and sky130_fd_sc_hd__a311o_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a311o_2 and/or sky130_fd_sc_hd__a311o_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a311o_2 |Circuit 2: sky130_fd_sc_hd__a311o_2 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +X |X +C1 |C1 +B1 |B1 +A1 |A1 +A2 |A2 +A3 |A3 +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a311o_4 and sky130_fd_sc_hd__a311o_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a311o_4 in circuit 1 and sky130_fd_sc_hd__a311o_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a311o_4 and/or sky130_fd_sc_hd__a311o_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a311o_4 |Circuit 2: sky130_fd_sc_hd__a311o_4 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +C1 |C1 +A1 |A1 +A2 |A2 +A3 |A3 +X |X +B1 |B1 +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__and4bb_4 and sky130_fd_sc_hd__and4bb_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__and4bb_4 in circuit 1 and sky130_fd_sc_hd__and4bb_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__and4bb_4 and/or sky130_fd_sc_hd__and4bb_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__and4bb_4 |Circuit 2: sky130_fd_sc_hd__and4bb_4 +-------------------------------------------|------------------------------------------- +C |C +A_N |A_N +D |D +X |X +B_N |B_N +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__xor2_4 and sky130_fd_sc_hd__xor2_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__xor2_4 in circuit 1 and sky130_fd_sc_hd__xor2_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__xor2_4 and/or sky130_fd_sc_hd__xor2_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__xor2_4 |Circuit 2: sky130_fd_sc_hd__xor2_4 +-------------------------------------------|------------------------------------------- +X |X +B |B +A |A +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__mux4_1 and sky130_fd_sc_hd__mux4_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__mux4_1 in circuit 1 and sky130_fd_sc_hd__mux4_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__mux4_1 and/or sky130_fd_sc_hd__mux4_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__mux4_1 |Circuit 2: sky130_fd_sc_hd__mux4_1 +-------------------------------------------|------------------------------------------- +S0 |S0 +A1 |A1 +X |X +S1 |S1 +A2 |A2 +A0 |A0 +A3 |A3 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__mux4_2 and sky130_fd_sc_hd__mux4_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__mux4_2 in circuit 1 and sky130_fd_sc_hd__mux4_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__mux4_2 and/or sky130_fd_sc_hd__mux4_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__mux4_2 |Circuit 2: sky130_fd_sc_hd__mux4_2 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +X |X +S0 |S0 +A2 |A2 +A3 |A3 +S1 |S1 +A1 |A1 +A0 |A0 +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes QJ_sky130_fd_sc_hvl__schmittbuf_1 and sky130_fd_sc_hvl__schmittbuf_1 are equivalent. +Matching pins of QJ_sky130_fd_sc_hvl__schmittbuf_1 in circuit 1 and sky130_fd_sc_hvl__schmittbuf_1 in circuit 2 +Equate pins: cell QJ_sky130_fd_sc_hvl__schmittbuf_1 and/or sky130_fd_sc_hvl__schmittbuf_1 has no elements. + +Subcircuit pins: +Circuit 1: QJ_sky130_fd_sc_hvl__schmittbuf |Circuit 2: sky130_fd_sc_hvl__schmittbuf_1 +-------------------------------------------|------------------------------------------- +X |X +A |A +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes QJ_sky130_fd_sc_hvl__inv_8 and sky130_fd_sc_hvl__inv_8 are equivalent. +Matching pins of QJ_sky130_fd_sc_hvl__inv_8 in circuit 1 and sky130_fd_sc_hvl__inv_8 in circuit 2 +Equate pins: cell QJ_sky130_fd_sc_hvl__inv_8 and/or sky130_fd_sc_hvl__inv_8 has no elements. + +Subcircuit pins: +Circuit 1: QJ_sky130_fd_sc_hvl__inv_8 |Circuit 2: sky130_fd_sc_hvl__inv_8 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +Y |Y +A |A +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__and4_4 and sky130_fd_sc_hd__and4_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__and4_4 in circuit 1 and sky130_fd_sc_hd__and4_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__and4_4 and/or sky130_fd_sc_hd__and4_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__and4_4 |Circuit 2: sky130_fd_sc_hd__and4_4 +-------------------------------------------|------------------------------------------- +X |X +C |C +A |A +B |B +D |D +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__ebufn_4 and sky130_fd_sc_hd__ebufn_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__ebufn_4 in circuit 1 and sky130_fd_sc_hd__ebufn_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__ebufn_4 and/or sky130_fd_sc_hd__ebufn_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__ebufn_4 |Circuit 2: sky130_fd_sc_hd__ebufn_4 +-------------------------------------------|------------------------------------------- +A |A +Z |Z +TE_B |TE_B +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a2bb2o_2 and sky130_fd_sc_hd__a2bb2o_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a2bb2o_2 in circuit 1 and sky130_fd_sc_hd__a2bb2o_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a2bb2o_2 and/or sky130_fd_sc_hd__a2bb2o_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a2bb2o_2 |Circuit 2: sky130_fd_sc_hd__a2bb2o_2 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +B1 |B1 +A1_N |A1_N +A2_N |A2_N +X |X +B2 |B2 +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a2bb2o_4 and sky130_fd_sc_hd__a2bb2o_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a2bb2o_4 in circuit 1 and sky130_fd_sc_hd__a2bb2o_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a2bb2o_4 and/or sky130_fd_sc_hd__a2bb2o_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a2bb2o_4 |Circuit 2: sky130_fd_sc_hd__a2bb2o_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +B2 |B2 +X |X +A1_N |A1_N +A2_N |A2_N +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__xnor2_4 and sky130_fd_sc_hd__xnor2_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__xnor2_4 in circuit 1 and sky130_fd_sc_hd__xnor2_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__xnor2_4 and/or sky130_fd_sc_hd__xnor2_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__xnor2_4 |Circuit 2: sky130_fd_sc_hd__xnor2_4 +-------------------------------------------|------------------------------------------- +Y |Y +B |B +A |A +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o32ai_1 and sky130_fd_sc_hd__o32ai_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o32ai_1 in circuit 1 and sky130_fd_sc_hd__o32ai_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o32ai_1 and/or sky130_fd_sc_hd__o32ai_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o32ai_1 |Circuit 2: sky130_fd_sc_hd__o32ai_1 +-------------------------------------------|------------------------------------------- +A2 |A2 +Y |Y +A1 |A1 +A3 |A3 +B2 |B2 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o32ai_2 and sky130_fd_sc_hd__o32ai_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o32ai_2 in circuit 1 and sky130_fd_sc_hd__o32ai_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o32ai_2 and/or sky130_fd_sc_hd__o32ai_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o32ai_2 |Circuit 2: sky130_fd_sc_hd__o32ai_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +B1 |B1 +A2 |A2 +A3 |A3 +Y |Y +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o32ai_4 and sky130_fd_sc_hd__o32ai_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o32ai_4 in circuit 1 and sky130_fd_sc_hd__o32ai_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o32ai_4 and/or sky130_fd_sc_hd__o32ai_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o32ai_4 |Circuit 2: sky130_fd_sc_hd__o32ai_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +B1 |B1 +Y |Y +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o311ai_1 and sky130_fd_sc_hd__o311ai_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o311ai_1 in circuit 1 and sky130_fd_sc_hd__o311ai_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o311ai_1 and/or sky130_fd_sc_hd__o311ai_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o311ai_1 |Circuit 2: sky130_fd_sc_hd__o311ai_1 +-------------------------------------------|------------------------------------------- +Y |Y +A1 |A1 +A2 |A2 +A3 |A3 +B1 |B1 +C1 |C1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o311ai_2 and sky130_fd_sc_hd__o311ai_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o311ai_2 in circuit 1 and sky130_fd_sc_hd__o311ai_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o311ai_2 and/or sky130_fd_sc_hd__o311ai_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o311ai_2 |Circuit 2: sky130_fd_sc_hd__o311ai_2 +-------------------------------------------|------------------------------------------- +A1 |A1 +Y |Y +C1 |C1 +B1 |B1 +A3 |A3 +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o311ai_4 and sky130_fd_sc_hd__o311ai_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o311ai_4 in circuit 1 and sky130_fd_sc_hd__o311ai_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o311ai_4 and/or sky130_fd_sc_hd__o311ai_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o311ai_4 |Circuit 2: sky130_fd_sc_hd__o311ai_4 +-------------------------------------------|------------------------------------------- +Y |Y +C1 |C1 +B1 |B1 +A3 |A3 +A2 |A2 +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a32oi_1 and sky130_fd_sc_hd__a32oi_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a32oi_1 in circuit 1 and sky130_fd_sc_hd__a32oi_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a32oi_1 and/or sky130_fd_sc_hd__a32oi_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a32oi_1 |Circuit 2: sky130_fd_sc_hd__a32oi_1 +-------------------------------------------|------------------------------------------- +A2 |A2 +Y |Y +A1 |A1 +B2 |B2 +B1 |B1 +A3 |A3 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a32oi_2 and sky130_fd_sc_hd__a32oi_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a32oi_2 in circuit 1 and sky130_fd_sc_hd__a32oi_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a32oi_2 and/or sky130_fd_sc_hd__a32oi_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a32oi_2 |Circuit 2: sky130_fd_sc_hd__a32oi_2 +-------------------------------------------|------------------------------------------- +B2 |B2 +A3 |A3 +A2 |A2 +A1 |A1 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o221ai_1 and sky130_fd_sc_hd__o221ai_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o221ai_1 in circuit 1 and sky130_fd_sc_hd__o221ai_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o221ai_1 and/or sky130_fd_sc_hd__o221ai_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o221ai_1 |Circuit 2: sky130_fd_sc_hd__o221ai_1 +-------------------------------------------|------------------------------------------- +A2 |A2 +Y |Y +B1 |B1 +C1 |C1 +A1 |A1 +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a32oi_4 and sky130_fd_sc_hd__a32oi_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a32oi_4 in circuit 1 and sky130_fd_sc_hd__a32oi_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a32oi_4 and/or sky130_fd_sc_hd__a32oi_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a32oi_4 |Circuit 2: sky130_fd_sc_hd__a32oi_4 +-------------------------------------------|------------------------------------------- +A3 |A3 +A2 |A2 +A1 |A1 +B1 |B1 +Y |Y +B2 |B2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o221ai_4 and sky130_fd_sc_hd__o221ai_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o221ai_4 in circuit 1 and sky130_fd_sc_hd__o221ai_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o221ai_4 and/or sky130_fd_sc_hd__o221ai_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o221ai_4 |Circuit 2: sky130_fd_sc_hd__o221ai_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +B2 |B2 +A2 |A2 +C1 |C1 +Y |Y +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o31ai_4 and sky130_fd_sc_hd__o31ai_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o31ai_4 in circuit 1 and sky130_fd_sc_hd__o31ai_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o31ai_4 and/or sky130_fd_sc_hd__o31ai_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o31ai_4 |Circuit 2: sky130_fd_sc_hd__o31ai_4 +-------------------------------------------|------------------------------------------- +A3 |A3 +A2 |A2 +A1 |A1 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__nor3b_4 and sky130_fd_sc_hd__nor3b_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__nor3b_4 in circuit 1 and sky130_fd_sc_hd__nor3b_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__nor3b_4 and/or sky130_fd_sc_hd__nor3b_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__nor3b_4 |Circuit 2: sky130_fd_sc_hd__nor3b_4 +-------------------------------------------|------------------------------------------- +A |A +C_N |C_N +B |B +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a31oi_2 and sky130_fd_sc_hd__a31oi_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a31oi_2 in circuit 1 and sky130_fd_sc_hd__a31oi_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a31oi_2 and/or sky130_fd_sc_hd__a31oi_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a31oi_2 |Circuit 2: sky130_fd_sc_hd__a31oi_2 +-------------------------------------------|------------------------------------------- +A3 |A3 +B1 |B1 +Y |Y +A1 |A1 +A2 |A2 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__nand4_4 and sky130_fd_sc_hd__nand4_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__nand4_4 in circuit 1 and sky130_fd_sc_hd__nand4_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__nand4_4 and/or sky130_fd_sc_hd__nand4_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__nand4_4 |Circuit 2: sky130_fd_sc_hd__nand4_4 +-------------------------------------------|------------------------------------------- +A |A +D |D +C |C +B |B +Y |Y +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a211oi_1 and sky130_fd_sc_hd__a211oi_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a211oi_1 in circuit 1 and sky130_fd_sc_hd__a211oi_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a211oi_1 and/or sky130_fd_sc_hd__a211oi_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a211oi_1 |Circuit 2: sky130_fd_sc_hd__a211oi_1 +-------------------------------------------|------------------------------------------- +A1 |A1 +C1 |C1 +B1 |B1 +Y |Y +A2 |A2 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a211oi_2 and sky130_fd_sc_hd__a211oi_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a211oi_2 in circuit 1 and sky130_fd_sc_hd__a211oi_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a211oi_2 and/or sky130_fd_sc_hd__a211oi_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a211oi_2 |Circuit 2: sky130_fd_sc_hd__a211oi_2 +-------------------------------------------|------------------------------------------- +A2 |A2 +C1 |C1 +B1 |B1 +Y |Y +A1 |A1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a211oi_4 and sky130_fd_sc_hd__a211oi_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a211oi_4 in circuit 1 and sky130_fd_sc_hd__a211oi_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a211oi_4 and/or sky130_fd_sc_hd__a211oi_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a211oi_4 |Circuit 2: sky130_fd_sc_hd__a211oi_4 +-------------------------------------------|------------------------------------------- +A2 |A2 +A1 |A1 +C1 |C1 +Y |Y +B1 |B1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__dlclkp_1 and sky130_fd_sc_hd__dlclkp_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__dlclkp_1 in circuit 1 and sky130_fd_sc_hd__dlclkp_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__dlclkp_1 and/or sky130_fd_sc_hd__dlclkp_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__dlclkp_1 |Circuit 2: sky130_fd_sc_hd__dlclkp_1 +-------------------------------------------|------------------------------------------- +GATE |GATE +GCLK |GCLK +CLK |CLK +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__clkinv_16 and sky130_fd_sc_hd__clkinv_16 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__clkinv_16 in circuit 1 and sky130_fd_sc_hd__clkinv_16 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__clkinv_16 and/or sky130_fd_sc_hd__clkinv_16 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__clkinv_16 |Circuit 2: sky130_fd_sc_hd__clkinv_16 +-------------------------------------------|------------------------------------------- +Y |Y +A |A +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o41ai_1 and sky130_fd_sc_hd__o41ai_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o41ai_1 in circuit 1 and sky130_fd_sc_hd__o41ai_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o41ai_1 and/or sky130_fd_sc_hd__o41ai_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o41ai_1 |Circuit 2: sky130_fd_sc_hd__o41ai_1 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +A4 |A4 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o41ai_4 and sky130_fd_sc_hd__o41ai_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o41ai_4 in circuit 1 and sky130_fd_sc_hd__o41ai_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o41ai_4 and/or sky130_fd_sc_hd__o41ai_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o41ai_4 |Circuit 2: sky130_fd_sc_hd__o41ai_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +A3 |A3 +A4 |A4 +Y |Y +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a41oi_2 and sky130_fd_sc_hd__a41oi_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a41oi_2 in circuit 1 and sky130_fd_sc_hd__a41oi_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a41oi_2 and/or sky130_fd_sc_hd__a41oi_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a41oi_2 |Circuit 2: sky130_fd_sc_hd__a41oi_2 +-------------------------------------------|------------------------------------------- +A4 |A4 +A3 |A3 +A2 |A2 +B1 |B1 +A1 |A1 +Y |Y +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a41oi_4 and sky130_fd_sc_hd__a41oi_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a41oi_4 in circuit 1 and sky130_fd_sc_hd__a41oi_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a41oi_4 and/or sky130_fd_sc_hd__a41oi_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a41oi_4 |Circuit 2: sky130_fd_sc_hd__a41oi_4 +-------------------------------------------|------------------------------------------- +B1 |B1 +A2 |A2 +A1 |A1 +A4 |A4 +A3 |A3 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o2111ai_4 and sky130_fd_sc_hd__o2111ai_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o2111ai_4 in circuit 1 and sky130_fd_sc_hd__o2111ai_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o2111ai_4 and/or sky130_fd_sc_hd__o2111ai_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o2111ai_4 |Circuit 2: sky130_fd_sc_hd__o2111ai_4 +-------------------------------------------|------------------------------------------- +A1 |A1 +A2 |A2 +B1 |B1 +C1 |C1 +D1 |D1 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a221oi_2 and sky130_fd_sc_hd__a221oi_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a221oi_2 in circuit 1 and sky130_fd_sc_hd__a221oi_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a221oi_2 and/or sky130_fd_sc_hd__a221oi_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a221oi_2 |Circuit 2: sky130_fd_sc_hd__a221oi_2 +-------------------------------------------|------------------------------------------- +B2 |B2 +C1 |C1 +A2 |A2 +A1 |A1 +B1 |B1 +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a221oi_4 and sky130_fd_sc_hd__a221oi_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a221oi_4 in circuit 1 and sky130_fd_sc_hd__a221oi_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a221oi_4 and/or sky130_fd_sc_hd__a221oi_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a221oi_4 |Circuit 2: sky130_fd_sc_hd__a221oi_4 +-------------------------------------------|------------------------------------------- +A2 |A2 +Y |Y +C1 |C1 +A1 |A1 +B2 |B2 +B1 |B1 +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__dlxtp_1 and sky130_fd_sc_hd__dlxtp_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__dlxtp_1 in circuit 1 and sky130_fd_sc_hd__dlxtp_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__dlxtp_1 and/or sky130_fd_sc_hd__dlxtp_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__dlxtp_1 |Circuit 2: sky130_fd_sc_hd__dlxtp_1 +-------------------------------------------|------------------------------------------- +D |D +GATE |GATE +Q |Q +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__a21bo_2 and sky130_fd_sc_hd__a21bo_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__a21bo_2 in circuit 1 and sky130_fd_sc_hd__a21bo_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__a21bo_2 and/or sky130_fd_sc_hd__a21bo_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__a21bo_2 |Circuit 2: sky130_fd_sc_hd__a21bo_2 +-------------------------------------------|------------------------------------------- +B1_N |B1_N +A2 |A2 +X |X +A1 |A1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_RAM256 and RAM256 are equivalent. +Matching pins of NF_RAM256 in circuit 1 and RAM256 in circuit 2 +Equate pins: cell NF_RAM256 and/or RAM256 has no elements. + +Subcircuit pins: +Circuit 1: NF_RAM256 |Circuit 2: RAM256 +-------------------------------------------|------------------------------------------- +A0[0] |A0[0] +A0[1] |A0[1] +A0[2] |A0[2] +A0[3] |A0[3] +A0[4] |A0[4] +A0[5] |A0[5] +A0[6] |A0[6] +A0[7] |A0[7] +CLK |CLK +Di0[0] |Di0[0] +Di0[10] |Di0[10] +Di0[11] |Di0[11] +Di0[12] |Di0[12] +Di0[13] |Di0[13] +Di0[14] |Di0[14] +Di0[15] |Di0[15] +Di0[16] |Di0[16] +Di0[17] |Di0[17] +Di0[18] |Di0[18] +Di0[19] |Di0[19] +Di0[1] |Di0[1] +Di0[20] |Di0[20] +Di0[21] |Di0[21] +Di0[22] |Di0[22] +Di0[23] |Di0[23] +Di0[24] |Di0[24] +Di0[25] |Di0[25] +Di0[26] |Di0[26] +Di0[27] |Di0[27] +Di0[28] |Di0[28] +Di0[29] |Di0[29] +Di0[2] |Di0[2] +Di0[30] |Di0[30] +Di0[31] |Di0[31] +Di0[3] |Di0[3] +Di0[4] |Di0[4] +Di0[5] |Di0[5] +Di0[6] |Di0[6] +Di0[7] |Di0[7] +Di0[8] |Di0[8] +Di0[9] |Di0[9] +Do0[0] |Do0[0] +Do0[10] |Do0[10] +Do0[11] |Do0[11] +Do0[12] |Do0[12] +Do0[13] |Do0[13] +Do0[14] |Do0[14] +Do0[15] |Do0[15] +Do0[16] |Do0[16] +Do0[17] |Do0[17] +Do0[18] |Do0[18] +Do0[19] |Do0[19] +Do0[1] |Do0[1] +Do0[20] |Do0[20] +Do0[21] |Do0[21] +Do0[22] |Do0[22] +Do0[23] |Do0[23] +Do0[24] |Do0[24] +Do0[25] |Do0[25] +Do0[26] |Do0[26] +Do0[27] |Do0[27] +Do0[28] |Do0[28] +Do0[29] |Do0[29] +Do0[2] |Do0[2] +Do0[30] |Do0[30] +Do0[31] |Do0[31] +Do0[3] |Do0[3] +Do0[4] |Do0[4] +Do0[5] |Do0[5] +Do0[6] |Do0[6] +Do0[7] |Do0[7] +Do0[8] |Do0[8] +Do0[9] |Do0[9] +EN0 |EN0 +WE0[0] |WE0[0] +WE0[1] |WE0[1] +WE0[2] |WE0[2] +WE0[3] |WE0[3] +VPWR |VPWR +VGND |VGND +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or4b_1 and sky130_fd_sc_hd__or4b_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or4b_1 in circuit 1 and sky130_fd_sc_hd__or4b_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or4b_1 and/or sky130_fd_sc_hd__or4b_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or4b_1 |Circuit 2: sky130_fd_sc_hd__or4b_1 +-------------------------------------------|------------------------------------------- +B |B +D_N |D_N +A |A +X |X +C |C +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or4b_2 and sky130_fd_sc_hd__or4b_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or4b_2 in circuit 1 and sky130_fd_sc_hd__or4b_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or4b_2 and/or sky130_fd_sc_hd__or4b_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or4b_2 |Circuit 2: sky130_fd_sc_hd__or4b_2 +-------------------------------------------|------------------------------------------- +C |C +A |A +X |X +B |B +D_N |D_N +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__or4b_4 and sky130_fd_sc_hd__or4b_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__or4b_4 in circuit 1 and sky130_fd_sc_hd__or4b_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__or4b_4 and/or sky130_fd_sc_hd__or4b_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__or4b_4 |Circuit 2: sky130_fd_sc_hd__or4b_4 +-------------------------------------------|------------------------------------------- +D_N |D_N +B |B +C |C +A |A +X |X +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o2bb2a_4 and sky130_fd_sc_hd__o2bb2a_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o2bb2a_4 in circuit 1 and sky130_fd_sc_hd__o2bb2a_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o2bb2a_4 and/or sky130_fd_sc_hd__o2bb2a_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o2bb2a_4 |Circuit 2: sky130_fd_sc_hd__o2bb2a_4 +-------------------------------------------|------------------------------------------- +A2_N |A2_N +A1_N |A1_N +X |X +B2 |B2 +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o2bb2ai_2 and sky130_fd_sc_hd__o2bb2ai_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o2bb2ai_2 in circuit 1 and sky130_fd_sc_hd__o2bb2ai_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o2bb2ai_2 and/or sky130_fd_sc_hd__o2bb2ai_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o2bb2ai_2 |Circuit 2: sky130_fd_sc_hd__o2bb2ai_2 +-------------------------------------------|------------------------------------------- +B2 |B2 +Y |Y +A1_N |A1_N +A2_N |A2_N +B1 |B1 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o2bb2ai_4 and sky130_fd_sc_hd__o2bb2ai_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o2bb2ai_4 in circuit 1 and sky130_fd_sc_hd__o2bb2ai_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o2bb2ai_4 and/or sky130_fd_sc_hd__o2bb2ai_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o2bb2ai_4 |Circuit 2: sky130_fd_sc_hd__o2bb2ai_4 +-------------------------------------------|------------------------------------------- +A1_N |A1_N +B1 |B1 +B2 |B2 +A2_N |A2_N +Y |Y +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__dfxtp_2 and sky130_fd_sc_hd__dfxtp_2 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__dfxtp_2 in circuit 1 and sky130_fd_sc_hd__dfxtp_2 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__dfxtp_2 and/or sky130_fd_sc_hd__dfxtp_2 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__dfxtp_2 |Circuit 2: sky130_fd_sc_hd__dfxtp_2 +-------------------------------------------|------------------------------------------- +Q |Q +CLK |CLK +D |D +VPWR |VPWR +VGND |VGND +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__dfxtp_4 and sky130_fd_sc_hd__dfxtp_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__dfxtp_4 in circuit 1 and sky130_fd_sc_hd__dfxtp_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__dfxtp_4 and/or sky130_fd_sc_hd__dfxtp_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__dfxtp_4 |Circuit 2: sky130_fd_sc_hd__dfxtp_4 +-------------------------------------------|------------------------------------------- +VGND |VGND +VPWR |VPWR +D |D +CLK |CLK +Q |Q +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__o22a_4 and sky130_fd_sc_hd__o22a_4 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__o22a_4 in circuit 1 and sky130_fd_sc_hd__o22a_4 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__o22a_4 and/or sky130_fd_sc_hd__o22a_4 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__o22a_4 |Circuit 2: sky130_fd_sc_hd__o22a_4 +-------------------------------------------|------------------------------------------- +B2 |B2 +B1 |B1 +X |X +A1 |A1 +A2 |A2 +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Device classes NF_sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent. +Matching pins of NF_sky130_fd_sc_hd__inv_1 in circuit 1 and sky130_fd_sc_hd__inv_1 in circuit 2 +Equate pins: cell NF_sky130_fd_sc_hd__inv_1 and/or sky130_fd_sc_hd__inv_1 has no elements. + +Subcircuit pins: +Circuit 1: NF_sky130_fd_sc_hd__inv_1 |Circuit 2: sky130_fd_sc_hd__inv_1 +-------------------------------------------|------------------------------------------- +Y |Y +A |A +VGND |VGND +VPWR |VPWR +VNB |VNB +VPB |VPB +--------------------------------------------------------------------------------------- +Cell pin lists are equivalent. +Flattening instances of user_project_wrapper in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v +Generating JSON file result +Reading setup file /usr/share/pdk/sky130A/libs.tech/netgen/sky130A_setup.tcl +No property w found for device short +No property l found for device short +Model sky130_fd_pr__res_xhigh_po pin 1 == 2 +No property value found for device sky130_fd_pr__res_xhigh_po +No property mult found for device sky130_fd_pr__res_xhigh_po +Model sky130_fd_pr__res_xhigh_po pin 1 == 2 +No property value found for device sky130_fd_pr__res_xhigh_po +Model sky130_fd_pr__res_generic_nd pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_nd +No property mult found for device sky130_fd_pr__res_generic_nd +Model sky130_fd_pr__res_generic_nd pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_nd +No property mult found for device sky130_fd_pr__res_generic_nd +Model sky130_fd_pr__res_generic_nd__hv pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_nd__hv +No property mult found for device sky130_fd_pr__res_generic_nd__hv +Model sky130_fd_pr__res_generic_nd__hv pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_nd__hv +No property mult found for device sky130_fd_pr__res_generic_nd__hv +Model sky130_fd_pr__res_generic_pd__hv pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_pd__hv +No property mult found for device sky130_fd_pr__res_generic_pd__hv +Model sky130_fd_pr__res_generic_pd__hv pin 1 == 2 +No property value found for device sky130_fd_pr__res_generic_pd__hv +No property mult found for device sky130_fd_pr__res_generic_pd__hv +Model sky130_fd_pr__res_generic_po pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_po +Model sky130_fd_pr__res_generic_po pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_po +Model sky130_fd_pr__res_generic_m1 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m1 +Model sky130_fd_pr__res_generic_m1 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m1 +Model sky130_fd_pr__res_generic_m2 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m2 +Model sky130_fd_pr__res_generic_m2 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m2 +Model sky130_fd_pr__res_generic_m3 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m3 +Model sky130_fd_pr__res_generic_m3 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m3 +Model sky130_fd_pr__res_generic_m4 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m4 +Model sky130_fd_pr__res_generic_m4 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m4 +Model sky130_fd_pr__res_generic_m5 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m5 +Model sky130_fd_pr__res_generic_m5 pin end_a == end_b +No property mult found for device sky130_fd_pr__res_generic_m5 +Model sky130_fd_pr__nfet_01v8 pin 1 == 3 +No property mult found for device sky130_fd_pr__nfet_01v8 +No property sa found for device sky130_fd_pr__nfet_01v8 +No property sb found for device sky130_fd_pr__nfet_01v8 +No property sd found for device sky130_fd_pr__nfet_01v8 +No property nf found for device sky130_fd_pr__nfet_01v8 +No property nrd found for device sky130_fd_pr__nfet_01v8 +No property nrs found for device sky130_fd_pr__nfet_01v8 +No property area found for device sky130_fd_pr__nfet_01v8 +No property perim found for device sky130_fd_pr__nfet_01v8 +No property topography found for device sky130_fd_pr__nfet_01v8 +Model sky130_fd_pr__nfet_01v8 pin 1 == 3 +No property nf found for device sky130_fd_pr__nfet_01v8 +No property nrd found for device sky130_fd_pr__nfet_01v8 +No property nrs found for device sky130_fd_pr__nfet_01v8 +Model sky130_fd_pr__nfet_01v8_lvt pin 1 == 3 +No property mult found for device sky130_fd_pr__nfet_01v8_lvt +No property sa found for device sky130_fd_pr__nfet_01v8_lvt +No property sb found for device sky130_fd_pr__nfet_01v8_lvt +No property sd found for device sky130_fd_pr__nfet_01v8_lvt +No property nf found for device sky130_fd_pr__nfet_01v8_lvt +No property nrd found for device sky130_fd_pr__nfet_01v8_lvt +No property nrs found for device sky130_fd_pr__nfet_01v8_lvt +No property area found for device sky130_fd_pr__nfet_01v8_lvt +No property perim found for device sky130_fd_pr__nfet_01v8_lvt +No property topography found for device sky130_fd_pr__nfet_01v8_lvt +Model sky130_fd_pr__nfet_01v8_lvt pin 1 == 3 +No property as found for device sky130_fd_pr__nfet_01v8_lvt +No property ad found for device sky130_fd_pr__nfet_01v8_lvt +No property ps found for device sky130_fd_pr__nfet_01v8_lvt +No property pd found for device sky130_fd_pr__nfet_01v8_lvt +No property nf found for device sky130_fd_pr__nfet_01v8_lvt +No property nrd found for device sky130_fd_pr__nfet_01v8_lvt +No property nrs found for device sky130_fd_pr__nfet_01v8_lvt +Model sky130_fd_pr__nfet_g5v0d10v5 pin 1 == 3 +No property mult found for device sky130_fd_pr__nfet_g5v0d10v5 +No property sa found for device sky130_fd_pr__nfet_g5v0d10v5 +No property sb found for device sky130_fd_pr__nfet_g5v0d10v5 +No property sd found for device sky130_fd_pr__nfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__nfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__nfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__nfet_g5v0d10v5 +No property area found for device sky130_fd_pr__nfet_g5v0d10v5 +No property perim found for device sky130_fd_pr__nfet_g5v0d10v5 +No property topography found for device sky130_fd_pr__nfet_g5v0d10v5 +Model sky130_fd_pr__nfet_g5v0d10v5 pin 1 == 3 +Model sky130_fd_pr__nfet_05v0_nvt pin 1 == 3 +No property mult found for device sky130_fd_pr__nfet_05v0_nvt +No property sa found for device sky130_fd_pr__nfet_05v0_nvt +No property sb found for device sky130_fd_pr__nfet_05v0_nvt +No property sd found for device sky130_fd_pr__nfet_05v0_nvt +No property nf found for device sky130_fd_pr__nfet_05v0_nvt +No property nrd found for device sky130_fd_pr__nfet_05v0_nvt +No property nrs found for device sky130_fd_pr__nfet_05v0_nvt +No property area found for device sky130_fd_pr__nfet_05v0_nvt +No property perim found for device sky130_fd_pr__nfet_05v0_nvt +No property topography found for device sky130_fd_pr__nfet_05v0_nvt +Model sky130_fd_pr__nfet_05v0_nvt pin 1 == 3 +No property as found for device sky130_fd_pr__nfet_05v0_nvt +No property ad found for device sky130_fd_pr__nfet_05v0_nvt +No property ps found for device sky130_fd_pr__nfet_05v0_nvt +No property pd found for device sky130_fd_pr__nfet_05v0_nvt +No property nf found for device sky130_fd_pr__nfet_05v0_nvt +No property nrd found for device sky130_fd_pr__nfet_05v0_nvt +No property nrs found for device sky130_fd_pr__nfet_05v0_nvt +Model sky130_fd_pr__pfet_01v8 pin 1 == 3 +No property mult found for device sky130_fd_pr__pfet_01v8 +No property sa found for device sky130_fd_pr__pfet_01v8 +No property sb found for device sky130_fd_pr__pfet_01v8 +No property sd found for device sky130_fd_pr__pfet_01v8 +No property nf found for device sky130_fd_pr__pfet_01v8 +No property nrd found for device sky130_fd_pr__pfet_01v8 +No property nrs found for device sky130_fd_pr__pfet_01v8 +No property area found for device sky130_fd_pr__pfet_01v8 +No property perim found for device sky130_fd_pr__pfet_01v8 +No property topography found for device sky130_fd_pr__pfet_01v8 +Model sky130_fd_pr__pfet_01v8 pin 1 == 3 +No property as found for device sky130_fd_pr__pfet_01v8 +No property ad found for device sky130_fd_pr__pfet_01v8 +No property ps found for device sky130_fd_pr__pfet_01v8 +No property pd found for device sky130_fd_pr__pfet_01v8 +No property nf found for device sky130_fd_pr__pfet_01v8 +No property nrd found for device sky130_fd_pr__pfet_01v8 +No property nrs found for device sky130_fd_pr__pfet_01v8 +Model sky130_fd_pr__pfet_01v8_hvt pin 1 == 3 +No property mult found for device sky130_fd_pr__pfet_01v8_hvt +No property sa found for device sky130_fd_pr__pfet_01v8_hvt +No property sb found for device sky130_fd_pr__pfet_01v8_hvt +No property sd found for device sky130_fd_pr__pfet_01v8_hvt +No property nf found for device sky130_fd_pr__pfet_01v8_hvt +No property nrd found for device sky130_fd_pr__pfet_01v8_hvt +No property nrs found for device sky130_fd_pr__pfet_01v8_hvt +No property area found for device sky130_fd_pr__pfet_01v8_hvt +No property perim found for device sky130_fd_pr__pfet_01v8_hvt +No property topography found for device sky130_fd_pr__pfet_01v8_hvt +Model sky130_fd_pr__pfet_01v8_hvt pin 1 == 3 +No property nf found for device sky130_fd_pr__pfet_01v8_hvt +No property nrd found for device sky130_fd_pr__pfet_01v8_hvt +No property nrs found for device sky130_fd_pr__pfet_01v8_hvt +Model sky130_fd_pr__pfet_g5v0d10v5 pin 1 == 3 +No property mult found for device sky130_fd_pr__pfet_g5v0d10v5 +No property sa found for device sky130_fd_pr__pfet_g5v0d10v5 +No property sb found for device sky130_fd_pr__pfet_g5v0d10v5 +No property sd found for device sky130_fd_pr__pfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__pfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__pfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__pfet_g5v0d10v5 +No property area found for device sky130_fd_pr__pfet_g5v0d10v5 +No property perim found for device sky130_fd_pr__pfet_g5v0d10v5 +No property topography found for device sky130_fd_pr__pfet_g5v0d10v5 +Model sky130_fd_pr__pfet_g5v0d10v5 pin 1 == 3 +Model sky130_fd_pr__esd_nfet_g5v0d10v5 pin 1 == 3 +No property mult found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property sa found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property sb found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property sd found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property area found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property perim found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property topography found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +Model sky130_fd_pr__esd_nfet_g5v0d10v5 pin 1 == 3 +No property as found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property ad found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property ps found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property pd found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__esd_nfet_g5v0d10v5 +Model sky130_fd_pr__esd_pfet_g5v0d10v5 pin 1 == 3 +No property as found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property ad found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property ps found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property pd found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property nf found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property nrd found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property nrs found for device sky130_fd_pr__esd_pfet_g5v0d10v5 +No property value found for device sky130_fd_pr__diode_pw2nd_05v5 +No property mult found for device sky130_fd_pr__diode_pw2nd_05v5 +No property perim found for device sky130_fd_pr__diode_pw2nd_05v5 +No property value found for device sky130_fd_pr__diode_pw2nd_05v5 +No property mult found for device sky130_fd_pr__diode_pw2nd_05v5 +No property perim found for device sky130_fd_pr__diode_pw2nd_05v5 +No property value found for device sky130_fd_pr__diode_pd2nw_05v5 +No property mult found for device sky130_fd_pr__diode_pd2nw_05v5 +No property perim found for device sky130_fd_pr__diode_pd2nw_05v5 +No property value found for device sky130_fd_pr__diode_pd2nw_05v5 +No property mult found for device sky130_fd_pr__diode_pd2nw_05v5 +No property perim found for device sky130_fd_pr__diode_pd2nw_05v5 +No property value found for device sky130_fd_pr__diode_pw2nd_11v0 +No property mult found for device sky130_fd_pr__diode_pw2nd_11v0 +No property perim found for device sky130_fd_pr__diode_pw2nd_11v0 +No property value found for device sky130_fd_pr__diode_pw2nd_11v0 +No property mult found for device sky130_fd_pr__diode_pw2nd_11v0 +No property perim found for device sky130_fd_pr__diode_pw2nd_11v0 +No property area found for device sky130_fd_pr__cap_mim_m3_1 +No property value found for device sky130_fd_pr__cap_mim_m3_1 +No property mult found for device sky130_fd_pr__cap_mim_m3_1 +No property perim found for device sky130_fd_pr__cap_mim_m3_1 +No property mf found for device sky130_fd_pr__cap_mim_m3_1 +No property area found for device sky130_fd_pr__cap_mim_m3_1 +No property value found for device sky130_fd_pr__cap_mim_m3_1 +No property mult found for device sky130_fd_pr__cap_mim_m3_1 +No property perim found for device sky130_fd_pr__cap_mim_m3_1 +No property area found for device sky130_fd_pr__cap_mim_m3_2 +No property value found for device sky130_fd_pr__cap_mim_m3_2 +No property mult found for device sky130_fd_pr__cap_mim_m3_2 +No property perim found for device sky130_fd_pr__cap_mim_m3_2 +No property mf found for device sky130_fd_pr__cap_mim_m3_2 +No property area found for device sky130_fd_pr__cap_mim_m3_2 +No property value found for device sky130_fd_pr__cap_mim_m3_2 +No property mult found for device sky130_fd_pr__cap_mim_m3_2 +No property perim found for device sky130_fd_pr__cap_mim_m3_2 +Comparison output logged to file caravel_3_comp.out +Logging to file "caravel_3_comp.out" enabled +Circuit sky130_fd_pr__nfet_g5v0d10v5 contains no devices. +Circuit sky130_fd_pr__pfet_g5v0d10v5 contains no devices. +Circuit sky130_fd_pr__nfet_05v0_nvt contains no devices. +Circuit sky130_fd_pr__nfet_01v8_lvt contains no devices. +Circuit sky130_fd_pr__pfet_01v8_hvt contains no devices. +Circuit sky130_fd_pr__nfet_01v8 contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl_mux' +Circuit sky130_fd_io__gpiov2_octl_mux contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl_mux' +Circuit sky130_fd_io__gpiov2_octl_mux contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pupredrvr_strong_nd2' +Circuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 contains 18 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__res_generic_m1 instances: 2 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pupredrvr_strong_nd2' +Circuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 contains 16 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__res_generic_m1 instances: 2 +Circuit contains 17 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pupredrvr_strong_nd2' +Circuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 contains 14 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__res_generic_m1 instances: 1 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pupredrvr_strong_nd2' +Circuit sky130_fd_io__gpiov2_pupredrvr_strong_nd2 contains 14 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__res_generic_m1 instances: 1 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_pupredrvr_strong_nd2 sky130_fd_io__gpiov2_pupredrvr_strong_nd2 + +Flattening instances of sky130_fd_io__gpiov2_pupredrvr_strong_nd2 in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_pupredrvr_strong_nd2 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__tk_tie_r_out_esd' +Circuit sky130_fd_io__tk_tie_r_out_esd contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__tk_tie_r_out_esd' +Circuit sky130_fd_io__tk_tie_r_out_esd contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_cclat' +Circuit sky130_fd_io__com_cclat contains 63 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 29 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 34 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_cclat' +Circuit sky130_fd_io__com_cclat contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 16 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_cclat' +Circuit sky130_fd_io__com_cclat contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_cclat' +Circuit sky130_fd_io__com_cclat contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 16 nets. + +Circuit 1 contains 22 devices, Circuit 2 contains 22 devices. +Circuit 1 contains 16 nets, Circuit 2 contains 16 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pdpredrvr_strong' +Circuit sky130_fd_io__gpiov2_pdpredrvr_strong contains 1 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pdpredrvr_strong' +Circuit sky130_fd_io__gpiov2_pdpredrvr_strong contains 110 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 30 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__res_generic_m1 instances: 28 +Circuit contains 74 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pdpredrvr_strong' +Circuit sky130_fd_io__gpiov2_pdpredrvr_strong contains 1 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pdpredrvr_strong' +Circuit sky130_fd_io__gpiov2_pdpredrvr_strong contains 94 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 30 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 49 + Class: sky130_fd_pr__res_generic_m1 instances: 14 +Circuit contains 65 nets, and 1 disconnected pin. + +Circuit 1 contains 1 devices, Circuit 2 contains 94 devices. *** MISMATCH *** +Circuit 1 contains 7 nets, Circuit 2 contains 60 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_pdpredrvr_strong sky130_fd_io__gpiov2_pdpredrvr_strong + +Flattening instances of sky130_fd_io__gpiov2_pdpredrvr_strong in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_pdpredrvr_strong in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_res_weak' +Circuit sky130_fd_io__com_res_weak contains 20 device instances. + Class: sky130_fd_pr__res_generic_po instances: 8 + Class: sky130_fd_pr__res_generic_m1 instances: 12 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_res_weak' +Circuit sky130_fd_io__com_res_weak contains 20 device instances. + Class: sky130_fd_pr__res_generic_po instances: 8 + Class: sky130_fd_pr__res_generic_m1 instances: 12 +Circuit contains 16 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_res_weak' +Circuit sky130_fd_io__com_res_weak contains 15 device instances. + Class: sky130_fd_pr__res_generic_po instances: 8 + Class: sky130_fd_pr__res_generic_m1 instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_res_weak' +Circuit sky130_fd_io__com_res_weak contains 14 device instances. + Class: sky130_fd_pr__res_generic_po instances: 7 + Class: sky130_fd_pr__res_generic_m1 instances: 7 +Circuit contains 10 nets, and 1 disconnected pin. + +Circuit 1 contains 15 devices, Circuit 2 contains 14 devices. *** MISMATCH *** +Circuit 1 contains 11 nets, Circuit 2 contains 10 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__com_res_weak sky130_fd_io__com_res_weak + +Flattening instances of sky130_fd_io__com_res_weak in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__com_res_weak in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 56 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 56 +Circuit contains 30 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 71 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 28 + Class: sky130_fd_io__tk_tie_r_out_esd instances: 1 + Class: sky130_fd_pr__res_generic_m2 instances: 42 +Circuit contains 48 nets, and 1 disconnected pin. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 56 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 56 +Circuit contains 30 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 71 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 28 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__res_generic_m2 instances: 42 +Circuit contains 48 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 28 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 28 +Circuit contains 30 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_pddrvr_strong' +Circuit sky130_fd_io__gpiov2_pddrvr_strong contains 28 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__res_generic_m2 instances: 17 +Circuit contains 41 nets, and 1 disconnected pin. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 30 nets, Circuit 2 contains 23 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_pddrvr_strong sky130_fd_io__gpiov2_pddrvr_strong + +Flattening instances of sky130_fd_io__gpiov2_pddrvr_strong in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_pddrvr_strong in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__res250only_small' +Circuit sky130_fd_io__res250only_small contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__res250only_small' +Circuit sky130_fd_io__res250only_small contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__inv_1' +Circuit sky130_fd_io__inv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__inv_1' +Circuit sky130_fd_io__inv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__nor2_1' +Circuit sky130_fd_io__nor2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__nor2_1' +Circuit sky130_fd_io__nor2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__nand2_1' +Circuit sky130_fd_io__nand2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__nand2_1' +Circuit sky130_fd_io__nand2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +Circuit sky130_fd_pr__pfet_01v8 contains no devices. +Circuit sky130_fd_pr__esd_nfet_g5v0d10v5 contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_ctl_ls' +Circuit sky130_fd_io__com_ctl_ls contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 8 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_ctl_ls' +Circuit sky130_fd_io__com_ctl_ls contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 17 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__com_ctl_ls' +Circuit sky130_fd_io__com_ctl_ls contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__com_ctl_ls' +Circuit sky130_fd_io__com_ctl_ls contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 17 nets. + +Circuit 1 contains 20 devices, Circuit 2 contains 20 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 17 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__com_ctl_ls sky130_fd_io__com_ctl_ls + +Flattening instances of sky130_fd_io__com_ctl_ls in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__com_ctl_ls in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl' +Circuit sky130_fd_io__gpiov2_octl contains 173 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 55 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 98 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 8 +Circuit contains 77 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl' +Circuit sky130_fd_io__gpiov2_octl contains 106 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 47 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 68 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl' +Circuit sky130_fd_io__gpiov2_octl contains 106 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 47 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 77 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl' +Circuit sky130_fd_io__gpiov2_octl contains 106 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 47 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 2 +Circuit contains 68 nets. + +Circuit 1 contains 106 devices, Circuit 2 contains 106 devices. +Circuit 1 contains 77 nets, Circuit 2 contains 68 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_octl sky130_fd_io__gpiov2_octl + +Flattening instances of sky130_fd_io__gpiov2_octl in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_octl in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_obpredrvr' +Circuit sky130_fd_io__gpiov2_obpredrvr contains 127 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 50 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 34 + Class: sky130_fd_pr__res_generic_m1 instances: 39 +Circuit contains 81 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_obpredrvr' +Circuit sky130_fd_io__gpiov2_obpredrvr contains 205 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_m1 instances: 52 +Circuit contains 143 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_obpredrvr' +Circuit sky130_fd_io__gpiov2_obpredrvr contains 85 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 39 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 20 + Class: sky130_fd_pr__res_generic_m1 instances: 23 +Circuit contains 69 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_obpredrvr' +Circuit sky130_fd_io__gpiov2_obpredrvr contains 190 device instances. + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_m1 instances: 37 +Circuit contains 133 nets, and 1 disconnected pin. + +Circuit 1 contains 85 devices, Circuit 2 contains 190 devices. *** MISMATCH *** +Circuit 1 contains 64 nets, Circuit 2 contains 121 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_obpredrvr sky130_fd_io__gpiov2_obpredrvr + +Flattening instances of sky130_fd_io__gpiov2_obpredrvr in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_obpredrvr in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux_decoder' +Circuit sky130_fd_io__gpiov2_amux_decoder contains 23 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_io__inv_1 instances: 15 +Circuit contains 60 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux_decoder' +Circuit sky130_fd_io__gpiov2_amux_decoder contains 95 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 38 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 +Circuit contains 80 nets. + +Circuit 1 contains 23 devices, Circuit 2 contains 95 devices. *** MISMATCH *** +Circuit 1 contains 60 nets, Circuit 2 contains 80 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_amux_decoder sky130_fd_io__gpiov2_amux_decoder + +Flattening instances of sky130_fd_io__gpiov2_amux_decoder in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_amux_decoder in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath_hvls' +Circuit sky130_fd_io__gpiov2_ipath_hvls contains 41 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 23 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 18 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath_hvls' +Circuit sky130_fd_io__gpiov2_ipath_hvls contains 21 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 10 +Circuit contains 21 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath_hvls' +Circuit sky130_fd_io__gpiov2_ipath_hvls contains 21 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 10 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath_hvls' +Circuit sky130_fd_io__gpiov2_ipath_hvls contains 21 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 10 +Circuit contains 21 nets. + +Circuit 1 contains 21 devices, Circuit 2 contains 21 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_vcchib_in_buf' +Circuit sky130_fd_io__gpiov2_vcchib_in_buf contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 9 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_vcchib_in_buf' +Circuit sky130_fd_io__gpiov2_vcchib_in_buf contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 5 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_vcchib_in_buf' +Circuit sky130_fd_io__gpiov2_vcchib_in_buf contains 15 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_vcchib_in_buf' +Circuit sky130_fd_io__gpiov2_vcchib_in_buf contains 15 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 12 nets. + +Circuit 1 contains 15 devices, Circuit 2 contains 15 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_in_buf' +Circuit sky130_fd_io__gpiov2_in_buf contains 53 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 32 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 +Circuit contains 20 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_in_buf' +Circuit sky130_fd_io__gpiov2_in_buf contains 29 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 14 +Circuit contains 20 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_in_buf' +Circuit sky130_fd_io__gpiov2_in_buf contains 28 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 14 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 14 +Circuit contains 20 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_in_buf' +Circuit sky130_fd_io__gpiov2_in_buf contains 28 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 14 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 14 +Circuit contains 20 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 20 nets, Circuit 2 contains 20 nets. + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_in_buf sky130_fd_io__gpiov2_in_buf + +Flattening instances of sky130_fd_io__gpiov2_in_buf in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_in_buf in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_inbuf_lvinv_x1' +Circuit sky130_fd_io__gpiov2_inbuf_lvinv_x1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_inbuf_lvinv_x1' +Circuit sky130_fd_io__gpiov2_inbuf_lvinv_x1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 6 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_inbuf_lvinv_x1 sky130_fd_io__gpiov2_inbuf_lvinv_x1 + +Flattening instances of sky130_fd_io__gpiov2_inbuf_lvinv_x1 in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_inbuf_lvinv_x1 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath_lvls' +Circuit sky130_fd_io__gpiov2_ipath_lvls contains 31 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8 instances: 16 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath_lvls' +Circuit sky130_fd_io__gpiov2_ipath_lvls contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 18 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath_lvls' +Circuit sky130_fd_io__gpiov2_ipath_lvls contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath_lvls' +Circuit sky130_fd_io__gpiov2_ipath_lvls contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 18 nets. + +Circuit 1 contains 18 devices, Circuit 2 contains 18 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 18 nets. + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ipath_lvls sky130_fd_io__gpiov2_ipath_lvls + +Flattening instances of sky130_fd_io__gpiov2_ipath_lvls in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_ipath_lvls in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__signal_5_sym_hv_local_5term' +Circuit sky130_fd_io__signal_5_sym_hv_local_5term contains 3 device instances. + Class: sky130_fd_pr__esd_nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m1 instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__signal_5_sym_hv_local_5term' +Circuit sky130_fd_io__signal_5_sym_hv_local_5term contains 3 device instances. + Class: sky130_fd_pr__esd_nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m1 instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 3 devices, Circuit 2 contains 3 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__res75only_small' +Circuit sky130_fd_io__res75only_small contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__res75only_small' +Circuit sky130_fd_io__res75only_small contains 1 device instances. + Class: sky130_fd_pr__res_generic_po instances: 1 +Circuit contains 2 nets. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl_dat' +Circuit sky130_fd_io__gpiov2_octl_dat contains 469 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 153 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 177 + Class: sky130_fd_pr__res_generic_m1 instances: 51 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 +Circuit contains 223 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl_dat' +Circuit sky130_fd_io__gpiov2_octl_dat contains 337 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 6 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 142 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 130 + Class: sky130_fd_pr__res_generic_m1 instances: 37 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 6 +Circuit contains 215 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_octl_dat' +Circuit sky130_fd_io__gpiov2_octl_dat contains 337 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 6 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 142 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 130 + Class: sky130_fd_pr__res_generic_m1 instances: 37 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 6 +Circuit contains 214 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_octl_dat' +Circuit sky130_fd_io__gpiov2_octl_dat contains 337 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 6 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 142 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 130 + Class: sky130_fd_pr__res_generic_m1 instances: 37 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 6 +Circuit contains 215 nets, and 1 disconnected pin. + +Circuit 1 contains 337 devices, Circuit 2 contains 337 devices. +Circuit 1 contains 204 nets, Circuit 2 contains 203 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_octl_dat sky130_fd_io__gpiov2_octl_dat + +Flattening instances of sky130_fd_io__gpiov2_octl_dat in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_octl_dat in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux_ctl_logic' +Circuit sky130_fd_io__gpiov2_amux_ctl_logic contains 23 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_io__inv_1 instances: 15 +Circuit contains 60 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux_ctl_logic' +Circuit sky130_fd_io__gpiov2_amux_ctl_logic contains 242 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 105 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 72 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 156 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux_ctl_logic' +Circuit sky130_fd_io__gpiov2_amux_ctl_logic contains 23 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_io__inv_1 instances: 15 +Circuit contains 60 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux_ctl_logic' +Circuit sky130_fd_io__gpiov2_amux_ctl_logic contains 241 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 105 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 71 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 156 nets. + +Circuit 1 contains 23 devices, Circuit 2 contains 241 devices. *** MISMATCH *** +Circuit 1 contains 60 nets, Circuit 2 contains 156 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_amux_ctl_logic sky130_fd_io__gpiov2_amux_ctl_logic + +Flattening instances of sky130_fd_io__gpiov2_amux_ctl_logic in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_amux_ctl_logic in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ibuf_se' +Circuit sky130_fd_io__gpiov2_ibuf_se contains 70 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 27 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 45 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ibuf_se' +Circuit sky130_fd_io__gpiov2_ibuf_se contains 64 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 47 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ibuf_se' +Circuit sky130_fd_io__gpiov2_ibuf_se contains 64 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 45 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ibuf_se' +Circuit sky130_fd_io__gpiov2_ibuf_se contains 64 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 47 nets. + +Circuit 1 contains 64 devices, Circuit 2 contains 64 devices. +Circuit 1 contains 45 nets, Circuit 2 contains 45 nets. + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ibuf_se sky130_fd_io__gpiov2_ibuf_se + +Flattening instances of sky130_fd_io__gpiov2_ibuf_se in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_ibuf_se in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ctl_lsbank' +Circuit sky130_fd_io__gpiov2_ctl_lsbank contains 240 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 48 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 48 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 + Class: sky130_fd_pr__res_generic_m1 instances: 42 + Class: sky130_fd_pr__res_generic_m2 instances: 6 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 48 +Circuit contains 125 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ctl_lsbank' +Circuit sky130_fd_io__gpiov2_ctl_lsbank contains 168 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 48 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 + Class: sky130_fd_pr__res_generic_m1 instances: 42 + Class: sky130_fd_pr__res_generic_m2 instances: 6 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 12 +Circuit contains 121 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ctl_lsbank' +Circuit sky130_fd_io__gpiov2_ctl_lsbank contains 150 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 48 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 + Class: sky130_fd_pr__res_generic_m1 instances: 26 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 12 +Circuit contains 113 nets. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ctl_lsbank' +Circuit sky130_fd_io__gpiov2_ctl_lsbank contains 149 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 48 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 24 + Class: sky130_fd_pr__res_generic_m1 instances: 25 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 12 +Circuit contains 109 nets. + +Circuit 1 contains 150 devices, Circuit 2 contains 149 devices. *** MISMATCH *** +Circuit 1 contains 107 nets, Circuit 2 contains 102 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ctl_lsbank sky130_fd_io__gpiov2_ctl_lsbank + +Flattening instances of sky130_fd_io__gpiov2_ctl_lsbank in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_ctl_lsbank in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v +Circuit sky130_fd_pr__res_generic_nd contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux' +Circuit sky130_fd_io__gpiov2_amux contains 117 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 58 + Class: sky130_fd_io__res75only_small instances: 14 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 22 +Circuit contains 109 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux' +Circuit sky130_fd_io__gpiov2_amux contains 289 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 131 + Class: sky130_fd_io__res75only_small instances: 14 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 79 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 176 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_amux' +Circuit sky130_fd_io__gpiov2_amux contains 55 device instances. + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 12 + Class: sky130_fd_io__res75only_small instances: 14 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 6 +Circuit contains 109 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_amux' +Circuit sky130_fd_io__gpiov2_amux contains 285 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 127 + Class: sky130_fd_io__res75only_small instances: 14 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 79 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 176 nets. + +Circuit 1 contains 55 devices, Circuit 2 contains 285 devices. *** MISMATCH *** +Circuit 1 contains 109 nets, Circuit 2 contains 176 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_amux sky130_fd_io__gpiov2_amux + +Flattening instances of sky130_fd_io__gpiov2_amux in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_amux in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath' +Circuit sky130_fd_io__gpiov2_ipath contains 113 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_io__res250only_small instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 37 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 51 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 66 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath' +Circuit sky130_fd_io__gpiov2_ipath contains 98 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_io__res250only_small instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 37 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 36 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 68 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ipath' +Circuit sky130_fd_io__gpiov2_ipath contains 98 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_io__res250only_small instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 37 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 36 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 66 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ipath' +Circuit sky130_fd_io__gpiov2_ipath contains 98 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_io__res250only_small instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 37 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 36 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 68 nets. + +Circuit 1 contains 98 devices, Circuit 2 contains 98 devices. +Circuit 1 contains 66 nets, Circuit 2 contains 64 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ipath sky130_fd_io__gpiov2_ipath + +Flattening instances of sky130_fd_io__gpiov2_ipath in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_ipath in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ctl' +Circuit sky130_fd_io__gpiov2_ctl contains 287 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 94 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 104 + Class: sky130_fd_pr__res_generic_m1 instances: 29 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 142 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ctl' +Circuit sky130_fd_io__gpiov2_ctl contains 208 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 74 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_m1 instances: 28 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 139 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__gpiov2_ctl' +Circuit sky130_fd_io__gpiov2_ctl contains 208 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 74 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_m1 instances: 28 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 142 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_fd_io__gpiov2_ctl' +Circuit sky130_fd_io__gpiov2_ctl contains 208 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 74 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_m1 instances: 28 + Class: sky130_fd_pr__res_generic_m2 instances: 4 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 14 +Circuit contains 139 nets. + +Circuit 1 contains 208 devices, Circuit 2 contains 208 devices. +Circuit 1 contains 135 nets, Circuit 2 contains 132 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__gpiov2_ctl sky130_fd_io__gpiov2_ctl + +Flattening instances of sky130_fd_io__gpiov2_ctl in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__gpiov2_ctl in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1293 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 52 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 485 + Class: sky130_fd_pr__res_generic_po instances: 15 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 413 + Class: sky130_fd_pr__res_generic_m1 instances: 74 + Class: sky130_fd_pr__res_generic_m2 instances: 76 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 52 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 661 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1047 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 13 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_io__tk_tie_r_out_esd instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 322 + Class: sky130_fd_pr__res_generic_m1 instances: 74 + Class: sky130_fd_pr__res_generic_m2 instances: 51 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 657 nets. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1293 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 52 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 485 + Class: sky130_fd_pr__res_generic_po instances: 15 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 413 + Class: sky130_fd_pr__res_generic_m1 instances: 74 + Class: sky130_fd_pr__res_generic_m2 instances: 76 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 52 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 661 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1047 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 322 + Class: sky130_fd_pr__res_generic_m1 instances: 74 + Class: sky130_fd_pr__res_generic_m2 instances: 51 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 657 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 647 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_gpiov2' +Circuit sky130_fd_io__top_gpiov2 contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 651 nets. + +Circuit 1 contains 1006 devices, Circuit 2 contains 1006 devices. +Circuit 1 contains 599 nets, Circuit 2 contains 597 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__top_gpiov2 sky130_fd_io__top_gpiov2 + +Flattening instances of sky130_fd_io__top_gpiov2 in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__top_gpiov2 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v +Circuit sky130_fd_pr__res_generic_nd__hv contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_2' +Circuit sky130_fd_sc_hd__nand2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_2' +Circuit sky130_fd_sc_hd__nand2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_2' +Circuit sky130_fd_sc_hd__nand2_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_2' +Circuit sky130_fd_sc_hd__nand2_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_2' +Circuit sky130_fd_sc_hd__inv_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_2' +Circuit sky130_fd_sc_hd__inv_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_2' +Circuit sky130_fd_sc_hd__inv_2 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_2' +Circuit sky130_fd_sc_hd__inv_2 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_2' +Circuit sky130_fd_sc_hd__nor2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_2' +Circuit sky130_fd_sc_hd__nor2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_2' +Circuit sky130_fd_sc_hd__nor2_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_2' +Circuit sky130_fd_sc_hd__nor2_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__conb_1' +Circuit sky130_fd_sc_hd__conb_1 contains 2 device instances. + Class: sky130_fd_pr__res_generic_po instances: 2 +Circuit contains 4 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__conb_1' +Circuit sky130_fd_sc_hd__conb_1 contains 2 device instances. + Class: sky130_fd_pr__res_generic_po instances: 2 +Circuit contains 4 nets, and 2 disconnected pins. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_6' +Circuit sky130_fd_sc_hd__decap_6 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_6' +Circuit sky130_fd_sc_hd__decap_6 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_8' +Circuit sky130_fd_sc_hd__decap_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_8' +Circuit sky130_fd_sc_hd__decap_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_3' +Circuit sky130_fd_sc_hd__decap_3 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_3' +Circuit sky130_fd_sc_hd__decap_3 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_4' +Circuit sky130_fd_sc_hd__decap_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_4' +Circuit sky130_fd_sc_hd__decap_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_ef_io__gpiov2_pad' +Circuit sky130_ef_io__gpiov2_pad contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 648 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_ef_io__gpiov2_pad' +Circuit sky130_ef_io__gpiov2_pad contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 651 nets. + +Circuit 1 contains 1006 devices, Circuit 2 contains 1006 devices. +Circuit 1 contains 599 nets, Circuit 2 contains 597 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_ef_io__gpiov2_pad sky130_ef_io__gpiov2_pad + +Flattening instances of sky130_ef_io__gpiov2_pad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__gpiov2_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_power_lvc_wpad' +Circuit sky130_fd_io__top_power_lvc_wpad contains 467 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 413 + Class: sky130_fd_pr__pfet_01v8 instances: 40 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 8 + Class: sky130_fd_pr__res_generic_po instances: 5 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_power_lvc_wpad' +Circuit sky130_fd_io__top_power_lvc_wpad contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 5 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 13 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_power_lvc_wpad' +Circuit sky130_fd_io__top_power_lvc_wpad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_power_lvc_wpad' +Circuit sky130_fd_io__top_power_lvc_wpad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 13 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + +Combined 8 parallel devices. +Combined 8 parallel devices. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + Flattening non-matched subcircuits sky130_fd_io__top_power_lvc_wpad sky130_fd_io__top_power_lvc_wpad + +Flattening instances of sky130_fd_io__top_power_lvc_wpad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__top_power_lvc_wpad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_16' +Circuit sky130_fd_sc_hd__buf_16 contains 44 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 22 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 22 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_16' +Circuit sky130_fd_sc_hd__buf_16 contains 44 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 22 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 22 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_16' +Circuit sky130_fd_sc_hd__buf_16 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_16' +Circuit sky130_fd_sc_hd__buf_16 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_power_hvc_wpadv2' +Circuit sky130_fd_io__top_power_hvc_wpadv2 contains 233 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 177 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 50 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 20 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_power_hvc_wpadv2' +Circuit sky130_fd_io__top_power_hvc_wpadv2 contains 12 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 5 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 13 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_power_hvc_wpadv2' +Circuit sky130_fd_io__top_power_hvc_wpadv2 contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 20 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_power_hvc_wpadv2' +Circuit sky130_fd_io__top_power_hvc_wpadv2 contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 13 disconnected pins. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + Flattening non-matched subcircuits sky130_fd_io__top_power_hvc_wpadv2 sky130_fd_io__top_power_hvc_wpadv2 + +Flattening instances of sky130_fd_io__top_power_hvc_wpadv2 in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__top_power_hvc_wpadv2 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_ground_hvc_wpad' +Circuit sky130_fd_io__top_ground_hvc_wpad contains 233 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 177 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 50 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_ground_hvc_wpad' +Circuit sky130_fd_io__top_ground_hvc_wpad contains 12 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 5 + Class: sky130_fd_pr__res_generic_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 10 nets, and 13 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_ground_hvc_wpad' +Circuit sky130_fd_io__top_ground_hvc_wpad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_ground_hvc_wpad' +Circuit sky130_fd_io__top_ground_hvc_wpad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 13 disconnected pins. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + Flattening non-matched subcircuits sky130_fd_io__top_ground_hvc_wpad sky130_fd_io__top_ground_hvc_wpad + +Flattening instances of sky130_fd_io__top_ground_hvc_wpad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__top_ground_hvc_wpad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_ground_lvc_wpad' +Circuit sky130_fd_io__top_ground_lvc_wpad contains 467 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 413 + Class: sky130_fd_pr__pfet_01v8 instances: 40 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 8 + Class: sky130_fd_pr__res_generic_po instances: 5 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_ground_lvc_wpad' +Circuit sky130_fd_io__top_ground_lvc_wpad contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 5 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 13 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_ground_lvc_wpad' +Circuit sky130_fd_io__top_ground_lvc_wpad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 18 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_ground_lvc_wpad' +Circuit sky130_fd_io__top_ground_lvc_wpad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 13 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + +Combined 8 parallel devices. +Combined 8 parallel devices. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + Flattening non-matched subcircuits sky130_fd_io__top_ground_lvc_wpad sky130_fd_io__top_ground_lvc_wpad + +Flattening instances of sky130_fd_io__top_ground_lvc_wpad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__top_ground_lvc_wpad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__xres4v2_in_buf' +Circuit sky130_fd_io__xres4v2_in_buf contains 55 device instances. + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 22 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 26 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 31 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__xres4v2_in_buf' +Circuit sky130_fd_io__xres4v2_in_buf contains 41 device instances. + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 13 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 31 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__xres4v2_in_buf' +Circuit sky130_fd_io__xres4v2_in_buf contains 41 device instances. + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 13 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 31 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__xres4v2_in_buf' +Circuit sky130_fd_io__xres4v2_in_buf contains 41 device instances. + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 13 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 31 nets. + +Circuit 1 contains 41 devices, Circuit 2 contains 41 devices. +Circuit 1 contains 31 nets, Circuit 2 contains 31 nets. + + Flattening non-matched subcircuits sky130_fd_io__xres4v2_in_buf sky130_fd_io__xres4v2_in_buf + +Flattening instances of sky130_fd_io__xres4v2_in_buf in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__xres4v2_in_buf in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__ebufn_4' +Circuit NF_sky130_fd_sc_hd__ebufn_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__ebufn_4' +Circuit sky130_fd_sc_hd__ebufn_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__ebufn_4' +Circuit NF_sky130_fd_sc_hd__ebufn_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__ebufn_4' +Circuit sky130_fd_sc_hd__ebufn_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__dlclkp_1' +Circuit NF_sky130_fd_sc_hd__dlclkp_1 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dlclkp_1' +Circuit sky130_fd_sc_hd__dlclkp_1 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 17 nets. + +Circuit 1 contains 20 devices, Circuit 2 contains 20 devices. +Circuit 1 contains 17 nets, Circuit 2 contains 17 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__dlxtp_1' +Circuit NF_sky130_fd_sc_hd__dlxtp_1 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dlxtp_1' +Circuit sky130_fd_sc_hd__dlxtp_1 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 16 nets. + +Circuit 1 contains 18 devices, Circuit 2 contains 18 devices. +Circuit 1 contains 16 nets, Circuit 2 contains 16 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__inv_1' +Circuit NF_sky130_fd_sc_hd__inv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_1' +Circuit sky130_fd_sc_hd__inv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__mux4_1' +Circuit NF_sky130_fd_sc_hd__mux4_1 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux4_1' +Circuit sky130_fd_sc_hd__mux4_1 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 24 nets. + +Circuit 1 contains 26 devices, Circuit 2 contains 26 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__nor4b_2' +Circuit NF_sky130_fd_sc_hd__nor4b_2 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_2' +Circuit sky130_fd_sc_hd__nor4b_2 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__nor4b_2' +Circuit NF_sky130_fd_sc_hd__nor4b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_2' +Circuit sky130_fd_sc_hd__nor4b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + +Circuit sky130_fd_pr__cap_mim_m3_1 contains no devices. +Circuit sky130_fd_pr__cap_mim_m3_2 contains no devices. +Circuit sky130_fd_pr__res_xhigh_po contains no devices. +Circuit sky130_fd_pr__res_generic_pd__hv contains no devices. + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_12' +Circuit sky130_fd_sc_hd__decap_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__decap_12' +Circuit sky130_fd_sc_hd__decap_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__conb_1' +Circuit sky130_fd_sc_hvl__conb_1 contains 2 device instances. + Class: sky130_fd_pr__res_generic_po instances: 2 +Circuit contains 4 nets, and 2 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__conb_1' +Circuit sky130_fd_sc_hvl__conb_1 contains 2 device instances. + Class: sky130_fd_pr__res_generic_po instances: 2 +Circuit contains 4 nets, and 2 disconnected pins. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__lsbufhv2lv_1' +Circuit sky130_fd_sc_hvl__lsbufhv2lv_1 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__lsbufhv2lv_1' +Circuit sky130_fd_sc_hvl__lsbufhv2lv_1 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 10 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__lsbufhv2lv_1' +Circuit sky130_fd_sc_hvl__lsbufhv2lv_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__lsbufhv2lv_1' +Circuit sky130_fd_sc_hvl__lsbufhv2lv_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 11 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_sc_hvl__lsbufhv2lv_1 sky130_fd_sc_hvl__lsbufhv2lv_1 + +Flattening instances of sky130_fd_sc_hvl__lsbufhv2lv_1 in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_sc_hvl__lsbufhv2lv_1 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_2' +Circuit sky130_fd_sc_hd__clkbuf_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_2' +Circuit sky130_fd_sc_hd__clkbuf_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_2' +Circuit sky130_fd_sc_hd__clkbuf_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_2' +Circuit sky130_fd_sc_hd__clkbuf_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_4' +Circuit sky130_fd_sc_hd__clkbuf_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_4' +Circuit sky130_fd_sc_hd__clkbuf_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_4' +Circuit sky130_fd_sc_hd__clkbuf_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_4' +Circuit sky130_fd_sc_hd__clkbuf_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3b_2' +Circuit sky130_fd_sc_hd__nor3b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_2' +Circuit sky130_fd_sc_hd__nor3b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3b_2' +Circuit sky130_fd_sc_hd__nor3b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_2' +Circuit sky130_fd_sc_hd__nor3b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_2' +Circuit sky130_fd_sc_hd__and3b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_2' +Circuit sky130_fd_sc_hd__and3b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_2' +Circuit sky130_fd_sc_hd__and3b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_2' +Circuit sky130_fd_sc_hd__and3b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_2' +Circuit sky130_fd_sc_hd__and3_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_2' +Circuit sky130_fd_sc_hd__and3_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_2' +Circuit sky130_fd_sc_hd__and3_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_2' +Circuit sky130_fd_sc_hd__and3_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_16' +Circuit sky130_fd_sc_hd__clkbuf_16 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_16' +Circuit sky130_fd_sc_hd__clkbuf_16 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_16' +Circuit sky130_fd_sc_hd__clkbuf_16 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_16' +Circuit sky130_fd_sc_hd__clkbuf_16 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfxtp_1' +Circuit sky130_fd_sc_hd__dfxtp_1 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_1' +Circuit sky130_fd_sc_hd__dfxtp_1 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. + +Circuit 1 contains 24 devices, Circuit 2 contains 24 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 18 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4bb_2' +Circuit sky130_fd_sc_hd__and4bb_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_2' +Circuit sky130_fd_sc_hd__and4bb_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4bb_2' +Circuit sky130_fd_sc_hd__and4bb_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_2' +Circuit sky130_fd_sc_hd__and4bb_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_2' +Circuit sky130_fd_sc_hd__and4b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_2' +Circuit sky130_fd_sc_hd__and4b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_2' +Circuit sky130_fd_sc_hd__and4b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_2' +Circuit sky130_fd_sc_hd__and4b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4_2' +Circuit sky130_fd_sc_hd__and4_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_2' +Circuit sky130_fd_sc_hd__and4_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4_2' +Circuit sky130_fd_sc_hd__and4_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_2' +Circuit sky130_fd_sc_hd__and4_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_1' +Circuit sky130_fd_sc_hd__and2_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_1' +Circuit sky130_fd_sc_hd__and2_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__diode_2' +Circuit sky130_fd_sc_hd__diode_2 contains 1 device instances. + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 1 +Circuit contains 2 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__diode_2' +Circuit sky130_fd_sc_hd__diode_2 contains 1 device instances. + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 1 +Circuit contains 2 nets, and 3 disconnected pins. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_ef_sc_hd__decap_12' +Circuit sky130_ef_sc_hd__decap_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_ef_sc_hd__decap_12' +Circuit sky130_ef_sc_hd__decap_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_2' +Circuit sky130_fd_sc_hd__and2b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_2' +Circuit sky130_fd_sc_hd__and2b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_2' +Circuit sky130_fd_sc_hd__and2b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_2' +Circuit sky130_fd_sc_hd__and2b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_2' +Circuit sky130_fd_sc_hd__and2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_2' +Circuit sky130_fd_sc_hd__and2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_2' +Circuit sky130_fd_sc_hd__and2_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_2' +Circuit sky130_fd_sc_hd__and2_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_1' +Circuit sky130_fd_sc_hd__mux2_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_1' +Circuit sky130_fd_sc_hd__mux2_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_2' +Circuit sky130_fd_sc_hd__nand2b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_2' +Circuit sky130_fd_sc_hd__nand2b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_2' +Circuit sky130_fd_sc_hd__nand2b_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_2' +Circuit sky130_fd_sc_hd__nand2b_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_4' +Circuit sky130_fd_sc_hd__dfrtp_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_4' +Circuit sky130_fd_sc_hd__dfrtp_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 21 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_4' +Circuit sky130_fd_sc_hd__dfrtp_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_4' +Circuit sky130_fd_sc_hd__dfrtp_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfbbn_2' +Circuit sky130_fd_sc_hd__dfbbn_2 contains 44 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 22 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 22 +Circuit contains 29 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfbbn_2' +Circuit sky130_fd_sc_hd__dfbbn_2 contains 44 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 22 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 22 +Circuit contains 29 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfbbn_2' +Circuit sky130_fd_sc_hd__dfbbn_2 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 29 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfbbn_2' +Circuit sky130_fd_sc_hd__dfbbn_2 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 29 nets. + +Circuit 1 contains 40 devices, Circuit 2 contains 40 devices. +Circuit 1 contains 29 nets, Circuit 2 contains 29 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_4' +Circuit sky130_fd_sc_hd__mux2_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_4' +Circuit sky130_fd_sc_hd__mux2_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_4' +Circuit sky130_fd_sc_hd__mux2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_4' +Circuit sky130_fd_sc_hd__mux2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_0' +Circuit sky130_fd_sc_hd__and2_0 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_0' +Circuit sky130_fd_sc_hd__and2_0 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dlygate4sd3_1' +Circuit sky130_fd_sc_hd__dlygate4sd3_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dlygate4sd3_1' +Circuit sky130_fd_sc_hd__dlygate4sd3_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_2' +Circuit sky130_fd_sc_hd__buf_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_2' +Circuit sky130_fd_sc_hd__buf_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_2' +Circuit sky130_fd_sc_hd__buf_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_2' +Circuit sky130_fd_sc_hd__buf_2 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__or2_0' +Circuit sky130_fd_sc_hd__or2_0 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_0' +Circuit sky130_fd_sc_hd__or2_0 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__macro_sparecell' +Circuit sky130_fd_sc_hd__macro_sparecell contains 7 device instances. + Class: sky130_fd_sc_hd__inv_2 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__macro_sparecell' +Circuit sky130_fd_sc_hd__macro_sparecell contains 7 device instances. + Class: sky130_fd_sc_hd__inv_2 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 12 nets. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'gpio_logic_high' +Circuit gpio_logic_high contains 19 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 13 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'gpio_logic_high' +Circuit gpio_logic_high contains 19 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 13 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 4 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_logic_high' +Circuit gpio_logic_high contains 5 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'gpio_logic_high' +Circuit gpio_logic_high contains 5 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 5 devices, Circuit 2 contains 5 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_4' +Circuit sky130_fd_sc_hd__o21ai_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_4' +Circuit sky130_fd_sc_hd__o21ai_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_4' +Circuit sky130_fd_sc_hd__o21ai_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_4' +Circuit sky130_fd_sc_hd__o21ai_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_2' +Circuit sky130_fd_sc_hd__o21ai_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_2' +Circuit sky130_fd_sc_hd__o21ai_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_2' +Circuit sky130_fd_sc_hd__o21ai_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_2' +Circuit sky130_fd_sc_hd__o21ai_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_2' +Circuit sky130_fd_sc_hd__dfrtp_2 contains 30 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 15 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 15 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_2' +Circuit sky130_fd_sc_hd__dfrtp_2 contains 30 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 15 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 15 +Circuit contains 21 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_2' +Circuit sky130_fd_sc_hd__dfrtp_2 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_2' +Circuit sky130_fd_sc_hd__dfrtp_2 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_2' +Circuit sky130_fd_sc_hd__a211o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_2' +Circuit sky130_fd_sc_hd__a211o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_2' +Circuit sky130_fd_sc_hd__a211o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_2' +Circuit sky130_fd_sc_hd__a211o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xnor2_2' +Circuit sky130_fd_sc_hd__xnor2_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_2' +Circuit sky130_fd_sc_hd__xnor2_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xnor2_2' +Circuit sky130_fd_sc_hd__xnor2_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_2' +Circuit sky130_fd_sc_hd__xnor2_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_1' +Circuit sky130_fd_sc_hd__clkinv_1 contains 3 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_1' +Circuit sky130_fd_sc_hd__clkinv_1 contains 3 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_1' +Circuit sky130_fd_sc_hd__clkinv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_1' +Circuit sky130_fd_sc_hd__clkinv_1 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_2' +Circuit sky130_fd_sc_hd__o21a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_2' +Circuit sky130_fd_sc_hd__o21a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_2' +Circuit sky130_fd_sc_hd__o21a_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_2' +Circuit sky130_fd_sc_hd__o21a_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvp_2' +Circuit sky130_fd_sc_hd__einvp_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvp_2' +Circuit sky130_fd_sc_hd__einvp_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvp_2' +Circuit sky130_fd_sc_hd__einvp_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvp_2' +Circuit sky130_fd_sc_hd__einvp_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvn_8' +Circuit sky130_fd_sc_hd__einvn_8 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvn_8' +Circuit sky130_fd_sc_hd__einvn_8 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvn_8' +Circuit sky130_fd_sc_hd__einvn_8 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvn_8' +Circuit sky130_fd_sc_hd__einvn_8 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_2' +Circuit sky130_fd_sc_hd__mux2_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_2' +Circuit sky130_fd_sc_hd__mux2_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_2' +Circuit sky130_fd_sc_hd__mux2_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_2' +Circuit sky130_fd_sc_hd__mux2_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111a_2' +Circuit sky130_fd_sc_hd__o2111a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_2' +Circuit sky130_fd_sc_hd__o2111a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111a_2' +Circuit sky130_fd_sc_hd__o2111a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_2' +Circuit sky130_fd_sc_hd__o2111a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_2' +Circuit sky130_fd_sc_hd__a21o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_2' +Circuit sky130_fd_sc_hd__a21o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_2' +Circuit sky130_fd_sc_hd__a21o_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_2' +Circuit sky130_fd_sc_hd__a21o_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvn_4' +Circuit sky130_fd_sc_hd__einvn_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvn_4' +Circuit sky130_fd_sc_hd__einvn_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvn_4' +Circuit sky130_fd_sc_hd__einvn_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvn_4' +Circuit sky130_fd_sc_hd__einvn_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_2' +Circuit sky130_fd_sc_hd__o31a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_2' +Circuit sky130_fd_sc_hd__o31a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_2' +Circuit sky130_fd_sc_hd__o31a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_2' +Circuit sky130_fd_sc_hd__o31a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211a_2' +Circuit sky130_fd_sc_hd__o211a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_2' +Circuit sky130_fd_sc_hd__o211a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211a_2' +Circuit sky130_fd_sc_hd__o211a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_2' +Circuit sky130_fd_sc_hd__o211a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o22a_2' +Circuit sky130_fd_sc_hd__o22a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_2' +Circuit sky130_fd_sc_hd__o22a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o22a_2' +Circuit sky130_fd_sc_hd__o22a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_2' +Circuit sky130_fd_sc_hd__o22a_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_2' +Circuit sky130_fd_sc_hd__nand3b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_2' +Circuit sky130_fd_sc_hd__nand3b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_2' +Circuit sky130_fd_sc_hd__nand3b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_2' +Circuit sky130_fd_sc_hd__nand3b_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_1' +Circuit sky130_fd_sc_hd__clkbuf_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_1' +Circuit sky130_fd_sc_hd__clkbuf_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_2' +Circuit sky130_fd_sc_hd__nand4b_2 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_2' +Circuit sky130_fd_sc_hd__nand4b_2 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_2' +Circuit sky130_fd_sc_hd__nand4b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_2' +Circuit sky130_fd_sc_hd__nand4b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_2' +Circuit sky130_fd_sc_hd__nand3_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_2' +Circuit sky130_fd_sc_hd__nand3_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_2' +Circuit sky130_fd_sc_hd__nand3_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_2' +Circuit sky130_fd_sc_hd__nand3_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a22o_2' +Circuit sky130_fd_sc_hd__a22o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_2' +Circuit sky130_fd_sc_hd__a22o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a22o_2' +Circuit sky130_fd_sc_hd__a22o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_2' +Circuit sky130_fd_sc_hd__a22o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xor2_2' +Circuit sky130_fd_sc_hd__xor2_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_2' +Circuit sky130_fd_sc_hd__xor2_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xor2_2' +Circuit sky130_fd_sc_hd__xor2_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_2' +Circuit sky130_fd_sc_hd__xor2_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21boi_2' +Circuit sky130_fd_sc_hd__a21boi_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_2' +Circuit sky130_fd_sc_hd__a21boi_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21boi_2' +Circuit sky130_fd_sc_hd__a21boi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_2' +Circuit sky130_fd_sc_hd__a21boi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a32o_2' +Circuit sky130_fd_sc_hd__a32o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_2' +Circuit sky130_fd_sc_hd__a32o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a32o_2' +Circuit sky130_fd_sc_hd__a32o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_2' +Circuit sky130_fd_sc_hd__a32o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2bb2a_2' +Circuit sky130_fd_sc_hd__o2bb2a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_2' +Circuit sky130_fd_sc_hd__o2bb2a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2bb2a_2' +Circuit sky130_fd_sc_hd__o2bb2a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_2' +Circuit sky130_fd_sc_hd__o2bb2a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__einvp_1' +Circuit sky130_fd_sc_hd__einvp_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__einvp_1' +Circuit sky130_fd_sc_hd__einvp_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_2' +Circuit sky130_fd_sc_hd__a21oi_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_2' +Circuit sky130_fd_sc_hd__a21oi_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_2' +Circuit sky130_fd_sc_hd__a21oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_2' +Circuit sky130_fd_sc_hd__a21oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_2' +Circuit sky130_fd_sc_hd__o221a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_2' +Circuit sky130_fd_sc_hd__o221a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_2' +Circuit sky130_fd_sc_hd__o221a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_2' +Circuit sky130_fd_sc_hd__o221a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ba_2' +Circuit sky130_fd_sc_hd__o21ba_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ba_2' +Circuit sky130_fd_sc_hd__o21ba_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ba_2' +Circuit sky130_fd_sc_hd__o21ba_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ba_2' +Circuit sky130_fd_sc_hd__o21ba_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o32a_2' +Circuit sky130_fd_sc_hd__o32a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32a_2' +Circuit sky130_fd_sc_hd__o32a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o32a_2' +Circuit sky130_fd_sc_hd__o32a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32a_2' +Circuit sky130_fd_sc_hd__o32a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31o_2' +Circuit sky130_fd_sc_hd__a31o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_2' +Circuit sky130_fd_sc_hd__a31o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31o_2' +Circuit sky130_fd_sc_hd__a31o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_2' +Circuit sky130_fd_sc_hd__a31o_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_2' +Circuit sky130_fd_sc_hd__clkinv_2 contains 5 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_2' +Circuit sky130_fd_sc_hd__clkinv_2 contains 5 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_2' +Circuit sky130_fd_sc_hd__clkinv_2 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_2' +Circuit sky130_fd_sc_hd__clkinv_2 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_8' +Circuit sky130_fd_sc_hd__clkinv_8 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_8' +Circuit sky130_fd_sc_hd__clkinv_8 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_8' +Circuit sky130_fd_sc_hd__clkinv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_8' +Circuit sky130_fd_sc_hd__clkinv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__or2_2' +Circuit sky130_fd_sc_hd__or2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_2' +Circuit sky130_fd_sc_hd__or2_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__or2_2' +Circuit sky130_fd_sc_hd__or2_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_2' +Circuit sky130_fd_sc_hd__or2_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4_2' +Circuit sky130_fd_sc_hd__nand4_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_2' +Circuit sky130_fd_sc_hd__nand4_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4_2' +Circuit sky130_fd_sc_hd__nand4_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_2' +Circuit sky130_fd_sc_hd__nand4_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_ef_io__gpiov2_pad_wrapped' +Circuit sky130_ef_io__gpiov2_pad_wrapped contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 648 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'sky130_ef_io__gpiov2_pad_wrapped' +Circuit sky130_ef_io__gpiov2_pad_wrapped contains 1006 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 36 + Class: sky130_fd_io__com_cclat instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 34 + Class: sky130_fd_io__res250only_small instances: 2 + Class: sky130_fd_io__nand2_1 instances: 4 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 2 + Class: sky130_fd_io__gpiov2_octl_mux instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 29 + Class: sky130_fd_io__nor2_1 instances: 4 + Class: sky130_fd_pr__pfet_01v8 instances: 9 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 392 + Class: sky130_fd_pr__res_generic_po instances: 14 + Class: sky130_fd_io__res75only_small instances: 18 + Class: sky130_fd_io__inv_1 instances: 15 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 300 + Class: sky130_fd_pr__res_generic_m1 instances: 73 + Class: sky130_fd_pr__res_generic_m2 instances: 34 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m4 instances: 1 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 1 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 34 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 1 +Circuit contains 651 nets. + +Circuit 1 contains 1006 devices, Circuit 2 contains 1006 devices. +Circuit 1 contains 599 nets, Circuit 2 contains 597 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_ef_io__gpiov2_pad_wrapped sky130_ef_io__gpiov2_pad_wrapped + +Flattening instances of sky130_ef_io__gpiov2_pad_wrapped in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__gpiov2_pad_wrapped in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vccd_lvc_clamped_pad' +Circuit sky130_ef_io__vccd_lvc_clamped_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 9 nets, and 13 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vccd_lvc_clamped_pad' +Circuit sky130_ef_io__vccd_lvc_clamped_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 8 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + Flattening non-matched subcircuits sky130_ef_io__vccd_lvc_clamped_pad sky130_ef_io__vccd_lvc_clamped_pad + +Flattening instances of sky130_ef_io__vccd_lvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__vccd_lvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'constant_block' +Circuit constant_block contains 3 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 2 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'constant_block' +Circuit constant_block contains 3 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 2 +Circuit contains 6 nets. + +Circuit 1 contains 3 devices, Circuit 2 contains 3 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_ef_io__vddio_hvc_clamped_pad' +Circuit sky130_ef_io__vddio_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 6 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vddio_hvc_clamped_pad' +Circuit sky130_ef_io__vddio_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 13 nets, and 9 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_ef_io__vddio_hvc_clamped_pad' +Circuit sky130_ef_io__vddio_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 6 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vddio_hvc_clamped_pad' +Circuit sky130_ef_io__vddio_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 13 nets, and 9 disconnected pins. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + Flattening non-matched subcircuits sky130_ef_io__vddio_hvc_clamped_pad sky130_ef_io__vddio_hvc_clamped_pad + +Flattening instances of sky130_ef_io__vddio_hvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__vddio_hvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssio_hvc_clamped_pad' +Circuit sky130_ef_io__vssio_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 6 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssio_hvc_clamped_pad' +Circuit sky130_ef_io__vssio_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 9 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssio_hvc_clamped_pad' +Circuit sky130_ef_io__vssio_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 6 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssio_hvc_clamped_pad' +Circuit sky130_ef_io__vssio_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 11 nets, and 9 disconnected pins. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + Flattening non-matched subcircuits sky130_ef_io__vssio_hvc_clamped_pad sky130_ef_io__vssio_hvc_clamped_pad + +Flattening instances of sky130_ef_io__vssio_hvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__vssio_hvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vdda_hvc_clamped_pad' +Circuit sky130_ef_io__vdda_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 9 nets, and 15 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vdda_hvc_clamped_pad' +Circuit sky130_ef_io__vdda_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 10 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_ef_io__vdda_hvc_clamped_pad' +Circuit sky130_ef_io__vdda_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 9 nets, and 15 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vdda_hvc_clamped_pad' +Circuit sky130_ef_io__vdda_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 10 disconnected pins. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + Flattening non-matched subcircuits sky130_ef_io__vdda_hvc_clamped_pad sky130_ef_io__vdda_hvc_clamped_pad + +Flattening instances of sky130_ef_io__vdda_hvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__vdda_hvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssd_lvc_clamped3_pad' +Circuit sky130_ef_io__vssd_lvc_clamped3_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 15 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssd_lvc_clamped3_pad' +Circuit sky130_ef_io__vssd_lvc_clamped3_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 13 nets, and 11 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +Combined 38 parallel devices. +Combined 152 parallel devices. +Combined 20 parallel devices. +Combined 166 parallel devices. +Combined 20 parallel devices. +Combined 166 parallel devices. +Combined 38 parallel devices. +Combined 152 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 10 parallel devices. +Combined 15 parallel devices. +Combined 15 parallel devices. +Combined 6 parallel devices. +Combined 10 parallel devices. + Flattening non-matched subcircuits sky130_ef_io__vssd_lvc_clamped3_pad sky130_ef_io__vssd_lvc_clamped3_pad + +Flattening instances of sky130_ef_io__vssd_lvc_clamped3_pad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__vssd_lvc_clamped3_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssd_lvc_clamped_pad' +Circuit sky130_ef_io__vssd_lvc_clamped_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 9 nets, and 13 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssd_lvc_clamped_pad' +Circuit sky130_ef_io__vssd_lvc_clamped_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 14 nets, and 8 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + Flattening non-matched subcircuits sky130_ef_io__vssd_lvc_clamped_pad sky130_ef_io__vssd_lvc_clamped_pad + +Flattening instances of sky130_ef_io__vssd_lvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__vssd_lvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vccd_lvc_clamped3_pad' +Circuit sky130_ef_io__vccd_lvc_clamped3_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 8 nets, and 15 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vccd_lvc_clamped3_pad' +Circuit sky130_ef_io__vccd_lvc_clamped3_pad contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8 instances: 2 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 2 + Class: sky130_fd_pr__res_generic_po instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 13 nets, and 11 disconnected pins. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + +Combined 38 parallel devices. +Combined 152 parallel devices. +Combined 20 parallel devices. +Combined 166 parallel devices. +Combined 20 parallel devices. +Combined 166 parallel devices. +Combined 38 parallel devices. +Combined 152 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 10 parallel devices. +Combined 15 parallel devices. +Combined 15 parallel devices. +Combined 6 parallel devices. +Combined 10 parallel devices. + Flattening non-matched subcircuits sky130_ef_io__vccd_lvc_clamped3_pad sky130_ef_io__vccd_lvc_clamped3_pad + +Flattening instances of sky130_ef_io__vccd_lvc_clamped3_pad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__vccd_lvc_clamped3_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssa_hvc_clamped_pad' +Circuit sky130_ef_io__vssa_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 7 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssa_hvc_clamped_pad' +Circuit sky130_ef_io__vssa_hvc_clamped_pad contains 8 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 2 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 12 nets, and 10 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_ef_io__vssa_hvc_clamped_pad' +Circuit sky130_ef_io__vssa_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 7 nets, and 12 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_ef_io__vssa_hvc_clamped_pad' +Circuit sky130_ef_io__vssa_hvc_clamped_pad contains 7 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_generic_po instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__res_generic_m3 instances: 1 + Class: sky130_fd_pr__res_generic_m5 instances: 1 +Circuit contains 12 nets, and 10 disconnected pins. + +Circuit 1 contains 7 devices, Circuit 2 contains 7 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + Flattening non-matched subcircuits sky130_ef_io__vssa_hvc_clamped_pad sky130_ef_io__vssa_hvc_clamped_pad + +Flattening instances of sky130_ef_io__vssa_hvc_clamped_pad in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_ef_io__vssa_hvc_clamped_pad in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 585 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 72 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 105 + Class: sky130_fd_pr__res_generic_po instances: 19 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_io__tk_tie_r_out_esd instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 133 + Class: sky130_fd_pr__res_generic_m1 instances: 163 + Class: sky130_fd_pr__res_generic_m2 instances: 78 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 351 nets, and 10 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 488 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 72 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 67 + Class: sky130_fd_pr__res_generic_po instances: 16 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_io__tk_tie_r_out_esd instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_m1 instances: 163 + Class: sky130_fd_pr__res_generic_m2 instances: 78 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 352 nets, and 7 disconnected pins. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 585 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 72 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 105 + Class: sky130_fd_pr__res_generic_po instances: 21 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 133 + Class: sky130_fd_pr__res_generic_m1 instances: 163 + Class: sky130_fd_pr__res_generic_m2 instances: 78 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 351 nets, and 10 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 488 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 72 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 67 + Class: sky130_fd_pr__res_generic_po instances: 20 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 75 + Class: sky130_fd_pr__res_generic_m1 instances: 163 + Class: sky130_fd_pr__res_generic_m2 instances: 78 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 352 nets, and 7 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 288 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_po instances: 19 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__res_generic_m1 instances: 63 + Class: sky130_fd_pr__res_generic_m2 instances: 28 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 331 nets, and 10 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_io__top_xres4v2' +Circuit sky130_fd_io__top_xres4v2 contains 288 device instances. + Class: sky130_fd_io__res250only_small instances: 3 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 4 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 46 + Class: sky130_fd_pr__res_generic_po instances: 19 + Class: sky130_fd_io__inv_1 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 51 + Class: sky130_fd_pr__res_generic_m1 instances: 63 + Class: sky130_fd_pr__res_generic_m2 instances: 28 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 4 +Circuit contains 333 nets, and 7 disconnected pins. + +Circuit 1 contains 288 devices, Circuit 2 contains 288 devices. +Circuit 1 contains 199 nets, Circuit 2 contains 197 nets. *** MISMATCH *** + + Flattening non-matched subcircuits sky130_fd_io__top_xres4v2 sky130_fd_io__top_xres4v2 + +Flattening instances of sky130_fd_io__top_xres4v2 in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of sky130_fd_io__top_xres4v2 in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a211oi_2' +Circuit NF_sky130_fd_sc_hd__a211oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_2' +Circuit sky130_fd_sc_hd__a211oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a211oi_2' +Circuit NF_sky130_fd_sc_hd__a211oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_2' +Circuit sky130_fd_sc_hd__a211oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__dfxtp_2' +Circuit NF_sky130_fd_sc_hd__dfxtp_2 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_2' +Circuit sky130_fd_sc_hd__dfxtp_2 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 18 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__dfxtp_2' +Circuit NF_sky130_fd_sc_hd__dfxtp_2 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_2' +Circuit sky130_fd_sc_hd__dfxtp_2 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. + +Circuit 1 contains 24 devices, Circuit 2 contains 24 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 18 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4b_4' +Circuit NF_sky130_fd_sc_hd__or4b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_4' +Circuit sky130_fd_sc_hd__or4b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4b_4' +Circuit NF_sky130_fd_sc_hd__or4b_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_4' +Circuit sky130_fd_sc_hd__or4b_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a211oi_4' +Circuit NF_sky130_fd_sc_hd__a211oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_4' +Circuit sky130_fd_sc_hd__a211oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a211oi_4' +Circuit NF_sky130_fd_sc_hd__a211oi_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_4' +Circuit sky130_fd_sc_hd__a211oi_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__dfxtp_4' +Circuit NF_sky130_fd_sc_hd__dfxtp_4 contains 30 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 15 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 15 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_4' +Circuit sky130_fd_sc_hd__dfxtp_4 contains 30 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 15 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 15 +Circuit contains 18 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__dfxtp_4' +Circuit NF_sky130_fd_sc_hd__dfxtp_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfxtp_4' +Circuit sky130_fd_sc_hd__dfxtp_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 18 nets. + +Circuit 1 contains 24 devices, Circuit 2 contains 24 devices. +Circuit 1 contains 18 nets, Circuit 2 contains 18 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or3b_1' +Circuit NF_sky130_fd_sc_hd__or3b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_1' +Circuit sky130_fd_sc_hd__or3b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a311oi_4' +Circuit NF_sky130_fd_sc_hd__a311oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_4' +Circuit sky130_fd_sc_hd__a311oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a311oi_4' +Circuit NF_sky130_fd_sc_hd__a311oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_4' +Circuit sky130_fd_sc_hd__a311oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4b_1' +Circuit NF_sky130_fd_sc_hd__or4b_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_1' +Circuit sky130_fd_sc_hd__or4b_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a211oi_1' +Circuit NF_sky130_fd_sc_hd__a211oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211oi_1' +Circuit sky130_fd_sc_hd__a211oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__clkinv_16' +Circuit NF_sky130_fd_sc_hd__clkinv_16 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 24 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_16' +Circuit sky130_fd_sc_hd__clkinv_16 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 24 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__clkinv_16' +Circuit NF_sky130_fd_sc_hd__clkinv_16 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_16' +Circuit sky130_fd_sc_hd__clkinv_16 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4b_2' +Circuit NF_sky130_fd_sc_hd__or4b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_2' +Circuit sky130_fd_sc_hd__or4b_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4b_2' +Circuit NF_sky130_fd_sc_hd__or4b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4b_2' +Circuit sky130_fd_sc_hd__or4b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4bb_1' +Circuit NF_sky130_fd_sc_hd__or4bb_1 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_1' +Circuit sky130_fd_sc_hd__or4bb_1 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a221oi_4' +Circuit NF_sky130_fd_sc_hd__a221oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_4' +Circuit sky130_fd_sc_hd__a221oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a221oi_4' +Circuit NF_sky130_fd_sc_hd__a221oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_4' +Circuit sky130_fd_sc_hd__a221oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or2_1' +Circuit NF_sky130_fd_sc_hd__or2_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_1' +Circuit sky130_fd_sc_hd__or2_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o211ai_1' +Circuit NF_sky130_fd_sc_hd__o211ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_1' +Circuit sky130_fd_sc_hd__o211ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a311oi_1' +Circuit NF_sky130_fd_sc_hd__a311oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_1' +Circuit sky130_fd_sc_hd__a311oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4bb_4' +Circuit NF_sky130_fd_sc_hd__or4bb_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_4' +Circuit sky130_fd_sc_hd__or4bb_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4bb_4' +Circuit NF_sky130_fd_sc_hd__or4bb_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_4' +Circuit sky130_fd_sc_hd__or4bb_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2bb2o_4' +Circuit NF_sky130_fd_sc_hd__a2bb2o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_4' +Circuit sky130_fd_sc_hd__a2bb2o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2bb2o_4' +Circuit NF_sky130_fd_sc_hd__a2bb2o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_4' +Circuit sky130_fd_sc_hd__a2bb2o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__mux4_2' +Circuit NF_sky130_fd_sc_hd__mux4_2 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux4_2' +Circuit sky130_fd_sc_hd__mux4_2 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 24 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__mux4_2' +Circuit NF_sky130_fd_sc_hd__mux4_2 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux4_2' +Circuit sky130_fd_sc_hd__mux4_2 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 24 nets. + +Circuit 1 contains 26 devices, Circuit 2 contains 26 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__nand4_4' +Circuit NF_sky130_fd_sc_hd__nand4_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_4' +Circuit sky130_fd_sc_hd__nand4_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__nand4_4' +Circuit NF_sky130_fd_sc_hd__nand4_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_4' +Circuit sky130_fd_sc_hd__nand4_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a31o_4' +Circuit NF_sky130_fd_sc_hd__a31o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_4' +Circuit sky130_fd_sc_hd__a31o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a31o_4' +Circuit NF_sky130_fd_sc_hd__a31o_4 contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_4' +Circuit sky130_fd_sc_hd__a31o_4 contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 15 nets. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__and4_4' +Circuit NF_sky130_fd_sc_hd__and4_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_4' +Circuit sky130_fd_sc_hd__and4_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__and4_4' +Circuit NF_sky130_fd_sc_hd__and4_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_4' +Circuit sky130_fd_sc_hd__and4_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a22oi_4' +Circuit NF_sky130_fd_sc_hd__a22oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_4' +Circuit sky130_fd_sc_hd__a22oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a22oi_4' +Circuit NF_sky130_fd_sc_hd__a22oi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_4' +Circuit sky130_fd_sc_hd__a22oi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o22ai_4' +Circuit NF_sky130_fd_sc_hd__o22ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_4' +Circuit sky130_fd_sc_hd__o22ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o22ai_4' +Circuit NF_sky130_fd_sc_hd__o22ai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_4' +Circuit sky130_fd_sc_hd__o22ai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a32oi_2' +Circuit NF_sky130_fd_sc_hd__a32oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_2' +Circuit sky130_fd_sc_hd__a32oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a32oi_2' +Circuit NF_sky130_fd_sc_hd__a32oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_2' +Circuit sky130_fd_sc_hd__a32oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2bb2ai_4' +Circuit NF_sky130_fd_sc_hd__o2bb2ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_4' +Circuit sky130_fd_sc_hd__o2bb2ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2bb2ai_4' +Circuit NF_sky130_fd_sc_hd__o2bb2ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_4' +Circuit sky130_fd_sc_hd__o2bb2ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or3b_2' +Circuit NF_sky130_fd_sc_hd__or3b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_2' +Circuit sky130_fd_sc_hd__or3b_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or3b_2' +Circuit NF_sky130_fd_sc_hd__or3b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_2' +Circuit sky130_fd_sc_hd__or3b_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or3b_4' +Circuit NF_sky130_fd_sc_hd__or3b_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_4' +Circuit sky130_fd_sc_hd__or3b_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or3b_4' +Circuit NF_sky130_fd_sc_hd__or3b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or3b_4' +Circuit sky130_fd_sc_hd__or3b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or2_4' +Circuit NF_sky130_fd_sc_hd__or2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_4' +Circuit sky130_fd_sc_hd__or2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or2_4' +Circuit NF_sky130_fd_sc_hd__or2_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or2_4' +Circuit sky130_fd_sc_hd__or2_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2bb2o_2' +Circuit NF_sky130_fd_sc_hd__a2bb2o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_2' +Circuit sky130_fd_sc_hd__a2bb2o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2bb2o_2' +Circuit NF_sky130_fd_sc_hd__a2bb2o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_2' +Circuit sky130_fd_sc_hd__a2bb2o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a22o_4' +Circuit NF_sky130_fd_sc_hd__a22o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_4' +Circuit sky130_fd_sc_hd__a22o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a22o_4' +Circuit NF_sky130_fd_sc_hd__a22o_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_4' +Circuit sky130_fd_sc_hd__a22o_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o311a_2' +Circuit NF_sky130_fd_sc_hd__o311a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_2' +Circuit sky130_fd_sc_hd__o311a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o311a_2' +Circuit NF_sky130_fd_sc_hd__o311a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_2' +Circuit sky130_fd_sc_hd__o311a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o41ai_4' +Circuit NF_sky130_fd_sc_hd__o41ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41ai_4' +Circuit sky130_fd_sc_hd__o41ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o41ai_4' +Circuit NF_sky130_fd_sc_hd__o41ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41ai_4' +Circuit sky130_fd_sc_hd__o41ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a31oi_2' +Circuit NF_sky130_fd_sc_hd__a31oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_2' +Circuit sky130_fd_sc_hd__a31oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a31oi_2' +Circuit NF_sky130_fd_sc_hd__a31oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_2' +Circuit sky130_fd_sc_hd__a31oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o311ai_1' +Circuit NF_sky130_fd_sc_hd__o311ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_1' +Circuit sky130_fd_sc_hd__o311ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__nor4b_1' +Circuit NF_sky130_fd_sc_hd__nor4b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_1' +Circuit sky130_fd_sc_hd__nor4b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o22ai_1' +Circuit NF_sky130_fd_sc_hd__o22ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_1' +Circuit sky130_fd_sc_hd__o22ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o21bai_4' +Circuit NF_sky130_fd_sc_hd__o21bai_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_4' +Circuit sky130_fd_sc_hd__o21bai_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o21bai_4' +Circuit NF_sky130_fd_sc_hd__o21bai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_4' +Circuit sky130_fd_sc_hd__o21bai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a22oi_1' +Circuit NF_sky130_fd_sc_hd__a22oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_1' +Circuit sky130_fd_sc_hd__a22oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2111ai_4' +Circuit NF_sky130_fd_sc_hd__o2111ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_4' +Circuit sky130_fd_sc_hd__o2111ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2111ai_4' +Circuit NF_sky130_fd_sc_hd__o2111ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_4' +Circuit sky130_fd_sc_hd__o2111ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a21bo_2' +Circuit NF_sky130_fd_sc_hd__a21bo_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21bo_2' +Circuit sky130_fd_sc_hd__a21bo_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a21bo_2' +Circuit NF_sky130_fd_sc_hd__a21bo_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21bo_2' +Circuit sky130_fd_sc_hd__a21bo_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a41o_4' +Circuit NF_sky130_fd_sc_hd__a41o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_4' +Circuit sky130_fd_sc_hd__a41o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a41o_4' +Circuit NF_sky130_fd_sc_hd__a41o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_4' +Circuit sky130_fd_sc_hd__a41o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o311ai_4' +Circuit NF_sky130_fd_sc_hd__o311ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_4' +Circuit sky130_fd_sc_hd__o311ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o311ai_4' +Circuit NF_sky130_fd_sc_hd__o311ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_4' +Circuit sky130_fd_sc_hd__o311ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a22oi_2' +Circuit NF_sky130_fd_sc_hd__a22oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_2' +Circuit sky130_fd_sc_hd__a22oi_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a22oi_2' +Circuit NF_sky130_fd_sc_hd__a22oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22oi_2' +Circuit sky130_fd_sc_hd__a22oi_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o221ai_4' +Circuit NF_sky130_fd_sc_hd__o221ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221ai_4' +Circuit sky130_fd_sc_hd__o221ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o221ai_4' +Circuit NF_sky130_fd_sc_hd__o221ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221ai_4' +Circuit sky130_fd_sc_hd__o221ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2bb2a_4' +Circuit NF_sky130_fd_sc_hd__o2bb2a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_4' +Circuit sky130_fd_sc_hd__o2bb2a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2bb2a_4' +Circuit NF_sky130_fd_sc_hd__o2bb2a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_4' +Circuit sky130_fd_sc_hd__o2bb2a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a32o_4' +Circuit NF_sky130_fd_sc_hd__a32o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_4' +Circuit sky130_fd_sc_hd__a32o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a32o_4' +Circuit NF_sky130_fd_sc_hd__a32o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_4' +Circuit sky130_fd_sc_hd__a32o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a311o_2' +Circuit NF_sky130_fd_sc_hd__a311o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_2' +Circuit sky130_fd_sc_hd__a311o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a311o_2' +Circuit NF_sky130_fd_sc_hd__a311o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_2' +Circuit sky130_fd_sc_hd__a311o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a311o_4' +Circuit NF_sky130_fd_sc_hd__a311o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_4' +Circuit sky130_fd_sc_hd__a311o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a311o_4' +Circuit NF_sky130_fd_sc_hd__a311o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_4' +Circuit sky130_fd_sc_hd__a311o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o41a_4' +Circuit NF_sky130_fd_sc_hd__o41a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_4' +Circuit sky130_fd_sc_hd__o41a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o41a_4' +Circuit NF_sky130_fd_sc_hd__o41a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_4' +Circuit sky130_fd_sc_hd__o41a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o21bai_2' +Circuit NF_sky130_fd_sc_hd__o21bai_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_2' +Circuit sky130_fd_sc_hd__o21bai_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o21bai_2' +Circuit NF_sky130_fd_sc_hd__o21bai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_2' +Circuit sky130_fd_sc_hd__o21bai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o41a_2' +Circuit NF_sky130_fd_sc_hd__o41a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_2' +Circuit sky130_fd_sc_hd__o41a_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o41a_2' +Circuit NF_sky130_fd_sc_hd__o41a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_2' +Circuit sky130_fd_sc_hd__o41a_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__xor2_4' +Circuit NF_sky130_fd_sc_hd__xor2_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_4' +Circuit sky130_fd_sc_hd__xor2_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__xor2_4' +Circuit NF_sky130_fd_sc_hd__xor2_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_4' +Circuit sky130_fd_sc_hd__xor2_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o211ai_2' +Circuit NF_sky130_fd_sc_hd__o211ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_2' +Circuit sky130_fd_sc_hd__o211ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o211ai_2' +Circuit NF_sky130_fd_sc_hd__o211ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_2' +Circuit sky130_fd_sc_hd__o211ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o22a_4' +Circuit NF_sky130_fd_sc_hd__o22a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_4' +Circuit sky130_fd_sc_hd__o22a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o22a_4' +Circuit NF_sky130_fd_sc_hd__o22a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_4' +Circuit sky130_fd_sc_hd__o22a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2bb2oi_2' +Circuit NF_sky130_fd_sc_hd__a2bb2oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_2' +Circuit sky130_fd_sc_hd__a2bb2oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2bb2oi_2' +Circuit NF_sky130_fd_sc_hd__a2bb2oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_2' +Circuit sky130_fd_sc_hd__a2bb2oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2bb2oi_4' +Circuit NF_sky130_fd_sc_hd__a2bb2oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_4' +Circuit sky130_fd_sc_hd__a2bb2oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2bb2oi_4' +Circuit NF_sky130_fd_sc_hd__a2bb2oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_4' +Circuit sky130_fd_sc_hd__a2bb2oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a41o_2' +Circuit NF_sky130_fd_sc_hd__a41o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_2' +Circuit sky130_fd_sc_hd__a41o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a41o_2' +Circuit NF_sky130_fd_sc_hd__a41o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_2' +Circuit sky130_fd_sc_hd__a41o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o221ai_1' +Circuit NF_sky130_fd_sc_hd__o221ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221ai_1' +Circuit sky130_fd_sc_hd__o221ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a221oi_2' +Circuit NF_sky130_fd_sc_hd__a221oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_2' +Circuit sky130_fd_sc_hd__a221oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a221oi_2' +Circuit NF_sky130_fd_sc_hd__a221oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_2' +Circuit sky130_fd_sc_hd__a221oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a41oi_2' +Circuit NF_sky130_fd_sc_hd__a41oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_2' +Circuit sky130_fd_sc_hd__a41oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a41oi_2' +Circuit NF_sky130_fd_sc_hd__a41oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_2' +Circuit sky130_fd_sc_hd__a41oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o22ai_2' +Circuit NF_sky130_fd_sc_hd__o22ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_2' +Circuit sky130_fd_sc_hd__o22ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o22ai_2' +Circuit NF_sky130_fd_sc_hd__o22ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22ai_2' +Circuit sky130_fd_sc_hd__o22ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2bb2oi_1' +Circuit NF_sky130_fd_sc_hd__a2bb2oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2oi_1' +Circuit sky130_fd_sc_hd__a2bb2oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__nor4b_4' +Circuit NF_sky130_fd_sc_hd__nor4b_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_4' +Circuit sky130_fd_sc_hd__nor4b_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__nor4b_4' +Circuit NF_sky130_fd_sc_hd__nor4b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4b_4' +Circuit sky130_fd_sc_hd__nor4b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o32ai_1' +Circuit NF_sky130_fd_sc_hd__o32ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_1' +Circuit sky130_fd_sc_hd__o32ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__and4bb_4' +Circuit NF_sky130_fd_sc_hd__and4bb_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_4' +Circuit sky130_fd_sc_hd__and4bb_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__and4bb_4' +Circuit NF_sky130_fd_sc_hd__and4bb_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_4' +Circuit sky130_fd_sc_hd__and4bb_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__nor3b_4' +Circuit NF_sky130_fd_sc_hd__nor3b_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_4' +Circuit sky130_fd_sc_hd__nor3b_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__nor3b_4' +Circuit NF_sky130_fd_sc_hd__nor3b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_4' +Circuit sky130_fd_sc_hd__nor3b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o32ai_2' +Circuit NF_sky130_fd_sc_hd__o32ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_2' +Circuit sky130_fd_sc_hd__o32ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o32ai_2' +Circuit NF_sky130_fd_sc_hd__o32ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_2' +Circuit sky130_fd_sc_hd__o32ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_RAM128' +Circuit NF_RAM128 contains 39962 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 11720 + Class: NF_sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: NF_sky130_fd_sc_hd__mux4_1 instances: 32 + Class: NF_sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 11720 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 6586 + Class: NF_sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: sky130_fd_pr__res_generic_po instances: 32 + Class: NF_sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: NF_sky130_fd_sc_hd__inv_1 instances: 1024 +Circuit contains 11075 nets. +Contents of circuit 2: Circuit: 'RAM128' +Circuit RAM128 contains 20642 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 160 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 128 + Class: sky130_fd_sc_hd__and3b_2 instances: 10 + Class: sky130_fd_sc_hd__mux4_1 instances: 32 + Class: sky130_ef_sc_hd__decap_12 instances: 69 + Class: sky130_fd_sc_hd__and4_2 instances: 16 + Class: sky130_fd_sc_hd__inv_1 instances: 1024 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 348 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 153 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: sky130_fd_sc_hd__conb_1 instances: 16 + Class: sky130_fd_sc_hd__and3_2 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 874 + Class: sky130_fd_sc_hd__decap_4 instances: 762 + Class: sky130_fd_sc_hd__decap_6 instances: 498 + Class: sky130_fd_sc_hd__decap_8 instances: 500 + Class: sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: sky130_fd_sc_hd__and2_1 instances: 512 + Class: sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: sky130_fd_sc_hd__nor3b_2 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 6586 + Class: sky130_fd_sc_hd__and4b_2 instances: 48 + Class: sky130_fd_sc_hd__and4bb_2 instances: 48 +Circuit contains 7320 nets. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'NF_RAM128' +Circuit NF_RAM128 contains 39962 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 11720 + Class: NF_sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: NF_sky130_fd_sc_hd__mux4_1 instances: 32 + Class: NF_sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 11720 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 6586 + Class: NF_sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: sky130_fd_pr__res_generic_po instances: 32 + Class: NF_sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: NF_sky130_fd_sc_hd__inv_1 instances: 1024 +Circuit contains 11075 nets. +Contents of circuit 2: Circuit: 'RAM128' +Circuit RAM128 contains 32304 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7891 + Class: sky130_fd_sc_hd__mux4_1 instances: 32 + Class: sky130_fd_sc_hd__inv_1 instances: 1024 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7891 + Class: sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 6586 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: sky130_fd_pr__res_generic_po instances: 32 +Circuit contains 11075 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_RAM128' +Circuit NF_RAM128 contains 21033 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5189 + Class: NF_sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: NF_sky130_fd_sc_hd__mux4_1 instances: 32 + Class: NF_sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5189 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 734 + Class: NF_sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: sky130_fd_pr__res_generic_po instances: 17 + Class: NF_sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: NF_sky130_fd_sc_hd__inv_1 instances: 1024 +Circuit contains 11075 nets. +Contents of circuit 2: Circuit: 'RAM128' +Circuit RAM128 contains 21033 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5189 + Class: sky130_fd_sc_hd__mux4_1 instances: 32 + Class: sky130_fd_sc_hd__inv_1 instances: 1024 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 4096 + Class: sky130_fd_sc_hd__nor4b_2 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5189 + Class: sky130_fd_sc_hd__ebufn_4 instances: 4224 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 734 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 512 + Class: sky130_fd_pr__res_generic_po instances: 17 +Circuit contains 11075 nets. + +Circuit 1 contains 21033 devices, Circuit 2 contains 21033 devices. +Circuit 1 contains 11060 nets, Circuit 2 contains 11060 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__xnor2_4' +Circuit NF_sky130_fd_sc_hd__xnor2_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_4' +Circuit sky130_fd_sc_hd__xnor2_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__xnor2_4' +Circuit NF_sky130_fd_sc_hd__xnor2_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_4' +Circuit sky130_fd_sc_hd__xnor2_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2111oi_4' +Circuit NF_sky130_fd_sc_hd__a2111oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_4' +Circuit sky130_fd_sc_hd__a2111oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2111oi_4' +Circuit NF_sky130_fd_sc_hd__a2111oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_4' +Circuit sky130_fd_sc_hd__a2111oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2111a_4' +Circuit NF_sky130_fd_sc_hd__o2111a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_4' +Circuit sky130_fd_sc_hd__o2111a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 17 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2111a_4' +Circuit NF_sky130_fd_sc_hd__o2111a_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_4' +Circuit sky130_fd_sc_hd__o2111a_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 17 nets. + +Circuit 1 contains 16 devices, Circuit 2 contains 16 devices. +Circuit 1 contains 17 nets, Circuit 2 contains 17 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o211a_4' +Circuit NF_sky130_fd_sc_hd__o211a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_4' +Circuit sky130_fd_sc_hd__o211a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o211a_4' +Circuit NF_sky130_fd_sc_hd__o211a_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_4' +Circuit sky130_fd_sc_hd__o211a_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o41ai_1' +Circuit NF_sky130_fd_sc_hd__o41ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41ai_1' +Circuit sky130_fd_sc_hd__o41ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o31ai_4' +Circuit NF_sky130_fd_sc_hd__o31ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_4' +Circuit sky130_fd_sc_hd__o31ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o31ai_4' +Circuit NF_sky130_fd_sc_hd__o31ai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_4' +Circuit sky130_fd_sc_hd__o31ai_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a32oi_4' +Circuit NF_sky130_fd_sc_hd__a32oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_4' +Circuit sky130_fd_sc_hd__a32oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a32oi_4' +Circuit NF_sky130_fd_sc_hd__a32oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_4' +Circuit sky130_fd_sc_hd__a32oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4bb_2' +Circuit NF_sky130_fd_sc_hd__or4bb_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_2' +Circuit sky130_fd_sc_hd__or4bb_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__or4bb_2' +Circuit NF_sky130_fd_sc_hd__or4bb_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__or4bb_2' +Circuit sky130_fd_sc_hd__or4bb_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o311a_4' +Circuit NF_sky130_fd_sc_hd__o311a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_4' +Circuit sky130_fd_sc_hd__o311a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o311a_4' +Circuit NF_sky130_fd_sc_hd__o311a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_4' +Circuit sky130_fd_sc_hd__o311a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a32oi_1' +Circuit NF_sky130_fd_sc_hd__a32oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32oi_1' +Circuit sky130_fd_sc_hd__a32oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a21boi_4' +Circuit NF_sky130_fd_sc_hd__a21boi_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_4' +Circuit sky130_fd_sc_hd__a21boi_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a21boi_4' +Circuit NF_sky130_fd_sc_hd__a21boi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_4' +Circuit sky130_fd_sc_hd__a21boi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'NF_RAM256' +Circuit NF_RAM256 contains 83551 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 25362 + Class: NF_sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: NF_sky130_fd_sc_hd__mux4_1 instances: 64 + Class: NF_sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 25362 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 12955 + Class: NF_sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: sky130_fd_pr__res_generic_po instances: 64 + Class: NF_sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: NF_sky130_fd_sc_hd__inv_1 instances: 2048 +Circuit contains 22343 nets. +Contents of circuit 2: Circuit: 'RAM256' +Circuit RAM256 contains 42814 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 320 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 256 + Class: sky130_fd_sc_hd__and3b_2 instances: 20 + Class: sky130_fd_sc_hd__mux4_1 instances: 64 + Class: sky130_ef_sc_hd__decap_12 instances: 254 + Class: sky130_fd_sc_hd__and4_2 instances: 32 + Class: sky130_fd_sc_hd__inv_1 instances: 2048 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 700 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 306 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__and3_2 instances: 10 + Class: sky130_fd_sc_hd__decap_3 instances: 1867 + Class: sky130_fd_sc_hd__decap_4 instances: 2049 + Class: sky130_fd_sc_hd__decap_6 instances: 1564 + Class: sky130_fd_sc_hd__decap_8 instances: 1381 + Class: sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: sky130_fd_sc_hd__mux2_1 instances: 32 + Class: sky130_fd_sc_hd__and2_1 instances: 1024 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: sky130_fd_sc_hd__nor3b_2 instances: 10 + Class: sky130_fd_sc_hd__diode_2 instances: 12955 + Class: sky130_fd_sc_hd__and4b_2 instances: 96 + Class: sky130_fd_sc_hd__and4bb_2 instances: 96 +Circuit contains 14632 nets. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'NF_RAM256' +Circuit NF_RAM256 contains 83551 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 25362 + Class: NF_sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: NF_sky130_fd_sc_hd__mux4_1 instances: 64 + Class: NF_sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 25362 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 12955 + Class: NF_sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: sky130_fd_pr__res_generic_po instances: 64 + Class: NF_sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: NF_sky130_fd_sc_hd__inv_1 instances: 2048 +Circuit contains 22343 nets. +Contents of circuit 2: Circuit: 'RAM256' +Circuit RAM256 contains 68223 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17698 + Class: sky130_fd_sc_hd__mux4_1 instances: 64 + Class: sky130_fd_sc_hd__inv_1 instances: 2048 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17698 + Class: sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 12955 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: sky130_fd_pr__res_generic_po instances: 64 +Circuit contains 22343 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_RAM256' +Circuit NF_RAM256 contains 42351 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10584 + Class: NF_sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: NF_sky130_fd_sc_hd__mux4_1 instances: 64 + Class: NF_sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10584 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 1342 + Class: NF_sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: sky130_fd_pr__res_generic_po instances: 33 + Class: NF_sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: NF_sky130_fd_sc_hd__inv_1 instances: 2048 +Circuit contains 22343 nets. +Contents of circuit 2: Circuit: 'RAM256' +Circuit RAM256 contains 42351 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10584 + Class: sky130_fd_sc_hd__mux4_1 instances: 64 + Class: sky130_fd_sc_hd__inv_1 instances: 2048 + Class: sky130_fd_sc_hd__dlxtp_1 instances: 8192 + Class: sky130_fd_sc_hd__nor4b_2 instances: 32 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10584 + Class: sky130_fd_sc_hd__ebufn_4 instances: 8448 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 1342 + Class: sky130_fd_sc_hd__dlclkp_1 instances: 1024 + Class: sky130_fd_pr__res_generic_po instances: 33 +Circuit contains 22343 nets. + +Circuit 1 contains 42351 devices, Circuit 2 contains 42351 devices. +Circuit 1 contains 22312 nets, Circuit 2 contains 22312 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2bb2ai_2' +Circuit NF_sky130_fd_sc_hd__o2bb2ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_2' +Circuit sky130_fd_sc_hd__o2bb2ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o2bb2ai_2' +Circuit NF_sky130_fd_sc_hd__o2bb2ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_2' +Circuit sky130_fd_sc_hd__o2bb2ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2111oi_2' +Circuit NF_sky130_fd_sc_hd__a2111oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_2' +Circuit sky130_fd_sc_hd__a2111oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 16 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a2111oi_2' +Circuit NF_sky130_fd_sc_hd__a2111oi_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 16 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_2' +Circuit sky130_fd_sc_hd__a2111oi_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 16 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 16 nets, Circuit 2 contains 16 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o311ai_2' +Circuit NF_sky130_fd_sc_hd__o311ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_2' +Circuit sky130_fd_sc_hd__o311ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o311ai_2' +Circuit NF_sky130_fd_sc_hd__o311ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311ai_2' +Circuit sky130_fd_sc_hd__o311ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o32ai_4' +Circuit NF_sky130_fd_sc_hd__o32ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_4' +Circuit sky130_fd_sc_hd__o32ai_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__o32ai_4' +Circuit NF_sky130_fd_sc_hd__o32ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32ai_4' +Circuit sky130_fd_sc_hd__o32ai_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a41oi_4' +Circuit NF_sky130_fd_sc_hd__a41oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_4' +Circuit sky130_fd_sc_hd__a41oi_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'NF_sky130_fd_sc_hd__a41oi_4' +Circuit NF_sky130_fd_sc_hd__a41oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_4' +Circuit sky130_fd_sc_hd__a41oi_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'QJ_sky130_fd_sc_hvl__buf_8' +Circuit QJ_sky130_fd_sc_hvl__buf_8 contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__buf_8' +Circuit sky130_fd_sc_hvl__buf_8 contains 22 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 11 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 11 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'QJ_sky130_fd_sc_hvl__buf_8' +Circuit QJ_sky130_fd_sc_hvl__buf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__buf_8' +Circuit sky130_fd_sc_hvl__buf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'QJ_sky130_fd_sc_hvl__inv_8' +Circuit QJ_sky130_fd_sc_hvl__inv_8 contains 16 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__inv_8' +Circuit sky130_fd_sc_hvl__inv_8 contains 16 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'QJ_sky130_fd_sc_hvl__inv_8' +Circuit QJ_sky130_fd_sc_hvl__inv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__inv_8' +Circuit sky130_fd_sc_hvl__inv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'QJ_sky130_fd_sc_hvl__schmittbuf_1' +Circuit QJ_sky130_fd_sc_hvl__schmittbuf_1 contains 10 device instances. + Class: sky130_fd_pr__res_generic_pd__hv instances: 1 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__schmittbuf_1' +Circuit sky130_fd_sc_hvl__schmittbuf_1 contains 10 device instances. + Class: sky130_fd_pr__res_generic_pd__hv instances: 1 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtp_1' +Circuit sky130_fd_sc_hd__dfrtp_1 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtp_1' +Circuit sky130_fd_sc_hd__dfrtp_1 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_1' +Circuit sky130_fd_sc_hd__nor2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_1' +Circuit sky130_fd_sc_hd__nor2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_1' +Circuit sky130_fd_sc_hd__nand2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_1' +Circuit sky130_fd_sc_hd__nand2_1 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ai_1' +Circuit sky130_fd_sc_hd__o21ai_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ai_1' +Circuit sky130_fd_sc_hd__o21ai_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_2' +Circuit sky130_fd_sc_hd__dfstp_2 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_2' +Circuit sky130_fd_sc_hd__dfstp_2 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 24 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_2' +Circuit sky130_fd_sc_hd__dfstp_2 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_2' +Circuit sky130_fd_sc_hd__dfstp_2 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. + +Circuit 1 contains 32 devices, Circuit 2 contains 32 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_1' +Circuit sky130_fd_sc_hd__nand2b_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_1' +Circuit sky130_fd_sc_hd__nand2b_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4bb_1' +Circuit sky130_fd_sc_hd__nand4bb_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4bb_1' +Circuit sky130_fd_sc_hd__nand4bb_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_1' +Circuit sky130_fd_sc_hd__dfstp_1 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_1' +Circuit sky130_fd_sc_hd__dfstp_1 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. + +Circuit 1 contains 32 devices, Circuit 2 contains 32 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_1' +Circuit sky130_fd_sc_hd__o21a_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_1' +Circuit sky130_fd_sc_hd__o21a_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2bb2ai_1' +Circuit sky130_fd_sc_hd__o2bb2ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2ai_1' +Circuit sky130_fd_sc_hd__o2bb2ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_1' +Circuit sky130_fd_sc_hd__nor3_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_1' +Circuit sky130_fd_sc_hd__nor3_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_12' +Circuit sky130_fd_sc_hd__buf_12 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_12' +Circuit sky130_fd_sc_hd__buf_12 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_12' +Circuit sky130_fd_sc_hd__buf_12 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_12' +Circuit sky130_fd_sc_hd__buf_12 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_1' +Circuit sky130_fd_sc_hd__a21oi_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_1' +Circuit sky130_fd_sc_hd__a21oi_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xnor2_1' +Circuit sky130_fd_sc_hd__xnor2_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xnor2_1' +Circuit sky130_fd_sc_hd__xnor2_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111ai_2' +Circuit sky130_fd_sc_hd__o2111ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_2' +Circuit sky130_fd_sc_hd__o2111ai_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111ai_2' +Circuit sky130_fd_sc_hd__o2111ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_2' +Circuit sky130_fd_sc_hd__o2111ai_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31ai_2' +Circuit sky130_fd_sc_hd__o31ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_2' +Circuit sky130_fd_sc_hd__o31ai_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31ai_2' +Circuit sky130_fd_sc_hd__o31ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_2' +Circuit sky130_fd_sc_hd__o31ai_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a41oi_1' +Circuit sky130_fd_sc_hd__a41oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41oi_1' +Circuit sky130_fd_sc_hd__a41oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_4' +Circuit sky130_fd_sc_hd__clkinv_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_4' +Circuit sky130_fd_sc_hd__clkinv_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkinv_4' +Circuit sky130_fd_sc_hd__clkinv_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkinv_4' +Circuit sky130_fd_sc_hd__clkinv_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfrtn_1' +Circuit sky130_fd_sc_hd__dfrtn_1 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfrtn_1' +Circuit sky130_fd_sc_hd__dfrtn_1 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 21 nets. + +Circuit 1 contains 28 devices, Circuit 2 contains 28 devices. +Circuit 1 contains 21 nets, Circuit 2 contains 21 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_4' +Circuit sky130_fd_sc_hd__inv_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_4' +Circuit sky130_fd_sc_hd__inv_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_4' +Circuit sky130_fd_sc_hd__inv_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_4' +Circuit sky130_fd_sc_hd__inv_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111ai_1' +Circuit sky130_fd_sc_hd__o2111ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111ai_1' +Circuit sky130_fd_sc_hd__o2111ai_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_1' +Circuit sky130_fd_sc_hd__nand3_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_1' +Circuit sky130_fd_sc_hd__nand3_1 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_1' +Circuit sky130_fd_sc_hd__o31a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_1' +Circuit sky130_fd_sc_hd__o31a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_2' +Circuit sky130_fd_sc_hd__nor3_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_2' +Circuit sky130_fd_sc_hd__nor3_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_2' +Circuit sky130_fd_sc_hd__nor3_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_2' +Circuit sky130_fd_sc_hd__nor3_2 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1' +Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1' +Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 11 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21bai_1' +Circuit sky130_fd_sc_hd__o21bai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21bai_1' +Circuit sky130_fd_sc_hd__o21bai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_4' +Circuit sky130_fd_sc_hd__buf_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_4' +Circuit sky130_fd_sc_hd__buf_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_4' +Circuit sky130_fd_sc_hd__buf_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_4' +Circuit sky130_fd_sc_hd__buf_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_1' +Circuit sky130_fd_sc_hd__nand3b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_1' +Circuit sky130_fd_sc_hd__nand3b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31o_1' +Circuit sky130_fd_sc_hd__a31o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31o_1' +Circuit sky130_fd_sc_hd__a31o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o22a_1' +Circuit sky130_fd_sc_hd__o22a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o22a_1' +Circuit sky130_fd_sc_hd__o22a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31ai_1' +Circuit sky130_fd_sc_hd__o31ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31ai_1' +Circuit sky130_fd_sc_hd__o31ai_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211ai_4' +Circuit sky130_fd_sc_hd__o211ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_4' +Circuit sky130_fd_sc_hd__o211ai_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211ai_4' +Circuit sky130_fd_sc_hd__o211ai_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211ai_4' +Circuit sky130_fd_sc_hd__o211ai_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_1' +Circuit sky130_fd_sc_hd__a21o_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_1' +Circuit sky130_fd_sc_hd__a21o_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_1' +Circuit sky130_fd_sc_hd__nor4_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_1' +Circuit sky130_fd_sc_hd__nor4_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2bb2o_1' +Circuit sky130_fd_sc_hd__a2bb2o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2bb2o_1' +Circuit sky130_fd_sc_hd__a2bb2o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfbbp_1' +Circuit sky130_fd_sc_hd__dfbbp_1 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 29 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfbbp_1' +Circuit sky130_fd_sc_hd__dfbbp_1 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 29 nets. + +Circuit 1 contains 40 devices, Circuit 2 contains 40 devices. +Circuit 1 contains 29 nets, Circuit 2 contains 29 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_8' +Circuit sky130_fd_sc_hd__inv_8 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_8' +Circuit sky130_fd_sc_hd__inv_8 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_8' +Circuit sky130_fd_sc_hd__inv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_8' +Circuit sky130_fd_sc_hd__inv_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__decap_4' +Circuit sky130_fd_sc_hvl__decap_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__decap_4' +Circuit sky130_fd_sc_hvl__decap_4 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__decap_8' +Circuit sky130_fd_sc_hvl__decap_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__decap_8' +Circuit sky130_fd_sc_hvl__decap_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 4 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__decap_8' +Circuit sky130_fd_sc_hvl__decap_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__decap_8' +Circuit sky130_fd_sc_hvl__decap_8 contains 2 device instances. + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hvl__diode_2' +Circuit sky130_fd_sc_hvl__diode_2 contains 1 device instances. + Class: sky130_fd_pr__diode_pw2nd_11v0 instances: 1 +Circuit contains 2 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hvl__diode_2' +Circuit sky130_fd_sc_hvl__diode_2 contains 1 device instances. + Class: sky130_fd_pr__diode_pw2nd_11v0 instances: 1 +Circuit contains 2 nets, and 3 disconnected pins. + +Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. +Circuit 1 contains 2 nets, Circuit 2 contains 2 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_8' +Circuit sky130_fd_sc_hd__buf_8 contains 22 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 11 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 11 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_8' +Circuit sky130_fd_sc_hd__buf_8 contains 22 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 11 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 11 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_8' +Circuit sky130_fd_sc_hd__buf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_8' +Circuit sky130_fd_sc_hd__buf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_6' +Circuit sky130_fd_sc_hd__buf_6 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_6' +Circuit sky130_fd_sc_hd__buf_6 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__buf_6' +Circuit sky130_fd_sc_hd__buf_6 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__buf_6' +Circuit sky130_fd_sc_hd__buf_6 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_4' +Circuit sky130_fd_sc_hd__and2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_4' +Circuit sky130_fd_sc_hd__and2_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2_4' +Circuit sky130_fd_sc_hd__and2_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2_4' +Circuit sky130_fd_sc_hd__and2_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_4' +Circuit sky130_fd_sc_hd__and3b_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_4' +Circuit sky130_fd_sc_hd__and3b_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_4' +Circuit sky130_fd_sc_hd__and3b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_4' +Circuit sky130_fd_sc_hd__and3b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_8' +Circuit sky130_fd_sc_hd__nand2_8 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_8' +Circuit sky130_fd_sc_hd__nand2_8 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_8' +Circuit sky130_fd_sc_hd__nand2_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_8' +Circuit sky130_fd_sc_hd__nand2_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_4' +Circuit sky130_fd_sc_hd__nand2_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_4' +Circuit sky130_fd_sc_hd__nand2_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2_4' +Circuit sky130_fd_sc_hd__nand2_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2_4' +Circuit sky130_fd_sc_hd__nand2_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_8' +Circuit sky130_fd_sc_hd__clkbuf_8 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_8' +Circuit sky130_fd_sc_hd__clkbuf_8 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 7 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__clkbuf_8' +Circuit sky130_fd_sc_hd__clkbuf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__clkbuf_8' +Circuit sky130_fd_sc_hd__clkbuf_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 7 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 7 nets, Circuit 2 contains 7 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3b_1' +Circuit sky130_fd_sc_hd__and3b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3b_1' +Circuit sky130_fd_sc_hd__and3b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_12' +Circuit sky130_fd_sc_hd__inv_12 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_12' +Circuit sky130_fd_sc_hd__inv_12 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_12' +Circuit sky130_fd_sc_hd__inv_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_12' +Circuit sky130_fd_sc_hd__inv_12 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'mprj2_logic_high' +Circuit mprj2_logic_high contains 49 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 15 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 29 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'mprj2_logic_high' +Circuit mprj2_logic_high contains 49 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 15 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 29 +Circuit contains 4 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'mprj2_logic_high' +Circuit mprj2_logic_high contains 5 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 4 nets. +Contents of circuit 2: Circuit: 'mprj2_logic_high' +Circuit mprj2_logic_high contains 5 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 4 nets. + +Circuit 1 contains 5 devices, Circuit 2 contains 5 devices. +Circuit 1 contains 4 nets, Circuit 2 contains 4 nets. + + +Contents of circuit 1: Circuit: 'mprj_logic_high' +Circuit mprj_logic_high contains 609 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 463 + Class: sky130_fd_sc_hd__decap_3 instances: 19 + Class: sky130_fd_sc_hd__decap_4 instances: 6 + Class: sky130_fd_sc_hd__decap_6 instances: 22 + Class: sky130_fd_sc_hd__decap_8 instances: 10 + Class: sky130_fd_sc_hd__decap_12 instances: 89 +Circuit contains 928 nets. +Contents of circuit 2: Circuit: 'mprj_logic_high' +Circuit mprj_logic_high contains 609 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 463 + Class: sky130_fd_sc_hd__decap_3 instances: 19 + Class: sky130_fd_sc_hd__decap_4 instances: 6 + Class: sky130_fd_sc_hd__decap_6 instances: 22 + Class: sky130_fd_sc_hd__decap_8 instances: 10 + Class: sky130_fd_sc_hd__decap_12 instances: 89 +Circuit contains 928 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'mprj_logic_high' +Circuit mprj_logic_high contains 468 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 463 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 928 nets. +Contents of circuit 2: Circuit: 'mprj_logic_high' +Circuit mprj_logic_high contains 468 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 463 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 928 nets. + +Circuit 1 contains 468 devices, Circuit 2 contains 468 devices. +Circuit 1 contains 928 nets, Circuit 2 contains 928 nets. + + +Contents of circuit 1: Circuit: 'mgmt_protect_hv' +Circuit mgmt_protect_hv contains 22 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_sc_hvl__conb_1 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 +Circuit contains 20 nets. +Contents of circuit 2: Circuit: 'mgmt_protect_hv' +Circuit mgmt_protect_hv contains 22 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 8 + Class: sky130_fd_sc_hvl__conb_1 instances: 2 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 4 +Circuit contains 20 nets. + +Circuit 1 contains 22 devices, Circuit 2 contains 22 devices. +Circuit 1 contains 20 nets, Circuit 2 contains 20 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__bufbuf_8' +Circuit sky130_fd_sc_hd__bufbuf_8 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__bufbuf_8' +Circuit sky130_fd_sc_hd__bufbuf_8 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__bufbuf_8' +Circuit sky130_fd_sc_hd__bufbuf_8 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__bufbuf_8' +Circuit sky130_fd_sc_hd__bufbuf_8 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 9 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_4' +Circuit sky130_fd_sc_hd__and2b_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_4' +Circuit sky130_fd_sc_hd__and2b_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_4' +Circuit sky130_fd_sc_hd__and2b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_4' +Circuit sky130_fd_sc_hd__and2b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_4' +Circuit sky130_fd_sc_hd__dfstp_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_4' +Circuit sky130_fd_sc_hd__dfstp_4 contains 40 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 20 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 20 +Circuit contains 24 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__dfstp_4' +Circuit sky130_fd_sc_hd__dfstp_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__dfstp_4' +Circuit sky130_fd_sc_hd__dfstp_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 24 nets. + +Circuit 1 contains 32 devices, Circuit 2 contains 32 devices. +Circuit 1 contains 24 nets, Circuit 2 contains 24 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_1' +Circuit sky130_fd_sc_hd__a211o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_1' +Circuit sky130_fd_sc_hd__a211o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o211a_1' +Circuit sky130_fd_sc_hd__o211a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o211a_1' +Circuit sky130_fd_sc_hd__o211a_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_1' +Circuit sky130_fd_sc_hd__o221a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_1' +Circuit sky130_fd_sc_hd__o221a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_1' +Circuit sky130_fd_sc_hd__a221o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_1' +Circuit sky130_fd_sc_hd__a221o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2111a_1' +Circuit sky130_fd_sc_hd__o2111a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2111a_1' +Circuit sky130_fd_sc_hd__o2111a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a22o_1' +Circuit sky130_fd_sc_hd__a22o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a22o_1' +Circuit sky130_fd_sc_hd__a22o_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4_1' +Circuit sky130_fd_sc_hd__nand4_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4_1' +Circuit sky130_fd_sc_hd__nand4_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_1' +Circuit sky130_fd_sc_hd__and3_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_1' +Circuit sky130_fd_sc_hd__and3_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o2bb2a_1' +Circuit sky130_fd_sc_hd__o2bb2a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o2bb2a_1' +Circuit sky130_fd_sc_hd__o2bb2a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_4' +Circuit sky130_fd_sc_hd__nor2_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_4' +Circuit sky130_fd_sc_hd__nor2_4 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_4' +Circuit sky130_fd_sc_hd__nor2_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_4' +Circuit sky130_fd_sc_hd__nor2_4 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_8' +Circuit sky130_fd_sc_hd__nor2_8 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_8' +Circuit sky130_fd_sc_hd__nor2_8 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 8 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor2_8' +Circuit sky130_fd_sc_hd__nor2_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor2_8' +Circuit sky130_fd_sc_hd__nor2_8 contains 4 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 2 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 2 +Circuit contains 8 nets. + +Circuit 1 contains 4 devices, Circuit 2 contains 4 devices. +Circuit 1 contains 8 nets, Circuit 2 contains 8 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4_1' +Circuit sky130_fd_sc_hd__and4_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4_1' +Circuit sky130_fd_sc_hd__and4_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_4' +Circuit sky130_fd_sc_hd__and3_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_4' +Circuit sky130_fd_sc_hd__and3_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and3_4' +Circuit sky130_fd_sc_hd__and3_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and3_4' +Circuit sky130_fd_sc_hd__and3_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_1' +Circuit sky130_fd_sc_hd__and4b_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_1' +Circuit sky130_fd_sc_hd__and4b_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_2' +Circuit sky130_fd_sc_hd__a221o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_2' +Circuit sky130_fd_sc_hd__a221o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_2' +Circuit sky130_fd_sc_hd__a221o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_2' +Circuit sky130_fd_sc_hd__a221o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and2b_1' +Circuit sky130_fd_sc_hd__and2b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and2b_1' +Circuit sky130_fd_sc_hd__and2b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 10 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_4' +Circuit sky130_fd_sc_hd__o31a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_4' +Circuit sky130_fd_sc_hd__o31a_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o31a_4' +Circuit sky130_fd_sc_hd__o31a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o31a_4' +Circuit sky130_fd_sc_hd__o31a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a32o_1' +Circuit sky130_fd_sc_hd__a32o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a32o_1' +Circuit sky130_fd_sc_hd__a32o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4bb_1' +Circuit sky130_fd_sc_hd__and4bb_1 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4bb_1' +Circuit sky130_fd_sc_hd__and4bb_1 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a41o_1' +Circuit sky130_fd_sc_hd__a41o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a41o_1' +Circuit sky130_fd_sc_hd__a41o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_1' +Circuit sky130_fd_sc_hd__a2111o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_1' +Circuit sky130_fd_sc_hd__a2111o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111oi_1' +Circuit sky130_fd_sc_hd__a2111oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111oi_1' +Circuit sky130_fd_sc_hd__a2111oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o41a_1' +Circuit sky130_fd_sc_hd__o41a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o41a_1' +Circuit sky130_fd_sc_hd__o41a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_8' +Circuit sky130_fd_sc_hd__mux2_8 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_8' +Circuit sky130_fd_sc_hd__mux2_8 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__mux2_8' +Circuit sky130_fd_sc_hd__mux2_8 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__mux2_8' +Circuit sky130_fd_sc_hd__mux2_8 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a311o_1' +Circuit sky130_fd_sc_hd__a311o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311o_1' +Circuit sky130_fd_sc_hd__a311o_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o32a_1' +Circuit sky130_fd_sc_hd__o32a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o32a_1' +Circuit sky130_fd_sc_hd__o32a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_4' +Circuit sky130_fd_sc_hd__nor4_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_4' +Circuit sky130_fd_sc_hd__nor4_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_4' +Circuit sky130_fd_sc_hd__nor4_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_4' +Circuit sky130_fd_sc_hd__nor4_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_4' +Circuit sky130_fd_sc_hd__nand3_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_4' +Circuit sky130_fd_sc_hd__nand3_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3_4' +Circuit sky130_fd_sc_hd__nand3_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3_4' +Circuit sky130_fd_sc_hd__nand3_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_4' +Circuit sky130_fd_sc_hd__nand2b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_4' +Circuit sky130_fd_sc_hd__nand2b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 9 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand2b_4' +Circuit sky130_fd_sc_hd__nand2b_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand2b_4' +Circuit sky130_fd_sc_hd__nand2b_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 9 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21boi_1' +Circuit sky130_fd_sc_hd__a21boi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21boi_1' +Circuit sky130_fd_sc_hd__a21boi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_4' +Circuit sky130_fd_sc_hd__o21a_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_4' +Circuit sky130_fd_sc_hd__o21a_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21a_4' +Circuit sky130_fd_sc_hd__o21a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21a_4' +Circuit sky130_fd_sc_hd__o21a_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31oi_1' +Circuit sky130_fd_sc_hd__a31oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_1' +Circuit sky130_fd_sc_hd__a31oi_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_1' +Circuit sky130_fd_sc_hd__nand4b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_1' +Circuit sky130_fd_sc_hd__nand4b_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_4' +Circuit sky130_fd_sc_hd__nand3b_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_4' +Circuit sky130_fd_sc_hd__nand3b_4 contains 26 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 13 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 13 +Circuit contains 11 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand3b_4' +Circuit sky130_fd_sc_hd__nand3b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand3b_4' +Circuit sky130_fd_sc_hd__nand3b_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o21ba_1' +Circuit sky130_fd_sc_hd__o21ba_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o21ba_1' +Circuit sky130_fd_sc_hd__o21ba_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_2' +Circuit sky130_fd_sc_hd__nor4_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_2' +Circuit sky130_fd_sc_hd__nor4_2 contains 16 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 8 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 8 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor4_2' +Circuit sky130_fd_sc_hd__nor4_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor4_2' +Circuit sky130_fd_sc_hd__nor4_2 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o311a_1' +Circuit sky130_fd_sc_hd__o311a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o311a_1' +Circuit sky130_fd_sc_hd__o311a_1 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_2' +Circuit sky130_fd_sc_hd__a2111o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_2' +Circuit sky130_fd_sc_hd__a2111o_2 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_2' +Circuit sky130_fd_sc_hd__a2111o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_2' +Circuit sky130_fd_sc_hd__a2111o_2 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_4' +Circuit sky130_fd_sc_hd__nand4b_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_4' +Circuit sky130_fd_sc_hd__nand4b_4 contains 34 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 17 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 17 +Circuit contains 13 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nand4b_4' +Circuit sky130_fd_sc_hd__nand4b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nand4b_4' +Circuit sky130_fd_sc_hd__nand4b_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 13 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 13 nets, Circuit 2 contains 13 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a311oi_2' +Circuit sky130_fd_sc_hd__a311oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_2' +Circuit sky130_fd_sc_hd__a311oi_2 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a311oi_2' +Circuit sky130_fd_sc_hd__a311oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a311oi_2' +Circuit sky130_fd_sc_hd__a311oi_2 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__xor2_1' +Circuit sky130_fd_sc_hd__xor2_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__xor2_1' +Circuit sky130_fd_sc_hd__xor2_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 11 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_4' +Circuit sky130_fd_sc_hd__o221a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_4' +Circuit sky130_fd_sc_hd__o221a_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__o221a_4' +Circuit sky130_fd_sc_hd__o221a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__o221a_4' +Circuit sky130_fd_sc_hd__o221a_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_4' +Circuit sky130_fd_sc_hd__a211o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_4' +Circuit sky130_fd_sc_hd__a211o_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a211o_4' +Circuit sky130_fd_sc_hd__a211o_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a211o_4' +Circuit sky130_fd_sc_hd__a211o_4 contains 14 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 7 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 7 +Circuit contains 15 nets. + +Circuit 1 contains 14 devices, Circuit 2 contains 14 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21bo_1' +Circuit sky130_fd_sc_hd__a21bo_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21bo_1' +Circuit sky130_fd_sc_hd__a21bo_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_4' +Circuit sky130_fd_sc_hd__a221o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_4' +Circuit sky130_fd_sc_hd__a221o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221o_4' +Circuit sky130_fd_sc_hd__a221o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221o_4' +Circuit sky130_fd_sc_hd__a221o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_4' +Circuit sky130_fd_sc_hd__and4b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_4' +Circuit sky130_fd_sc_hd__and4b_4 contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 9 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 9 +Circuit contains 14 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__and4b_4' +Circuit sky130_fd_sc_hd__and4b_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__and4b_4' +Circuit sky130_fd_sc_hd__and4b_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 14 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3b_1' +Circuit sky130_fd_sc_hd__nor3b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3b_1' +Circuit sky130_fd_sc_hd__nor3b_1 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 11 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 11 nets, Circuit 2 contains 11 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_4' +Circuit sky130_fd_sc_hd__nor3_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_4' +Circuit sky130_fd_sc_hd__nor3_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__nor3_4' +Circuit sky130_fd_sc_hd__nor3_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__nor3_4' +Circuit sky130_fd_sc_hd__nor3_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_4' +Circuit sky130_fd_sc_hd__a21oi_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_4' +Circuit sky130_fd_sc_hd__a21oi_4 contains 24 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 12 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 12 +Circuit contains 10 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21oi_4' +Circuit sky130_fd_sc_hd__a21oi_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21oi_4' +Circuit sky130_fd_sc_hd__a21oi_4 contains 6 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 3 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 +Circuit contains 10 nets. + +Circuit 1 contains 6 devices, Circuit 2 contains 6 devices. +Circuit 1 contains 10 nets, Circuit 2 contains 10 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_4' +Circuit sky130_fd_sc_hd__a21o_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_4' +Circuit sky130_fd_sc_hd__a21o_4 contains 20 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 10 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 10 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a21o_4' +Circuit sky130_fd_sc_hd__a21o_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a21o_4' +Circuit sky130_fd_sc_hd__a21o_4 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31oi_4' +Circuit sky130_fd_sc_hd__a31oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_4' +Circuit sky130_fd_sc_hd__a31oi_4 contains 32 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 16 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 16 +Circuit contains 12 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a31oi_4' +Circuit sky130_fd_sc_hd__a31oi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a31oi_4' +Circuit sky130_fd_sc_hd__a31oi_4 contains 8 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 4 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 4 +Circuit contains 12 nets. + +Circuit 1 contains 8 devices, Circuit 2 contains 8 devices. +Circuit 1 contains 12 nets, Circuit 2 contains 12 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_4' +Circuit sky130_fd_sc_hd__a2111o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_4' +Circuit sky130_fd_sc_hd__a2111o_4 contains 28 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 14 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 14 +Circuit contains 15 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a2111o_4' +Circuit sky130_fd_sc_hd__a2111o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a2111o_4' +Circuit sky130_fd_sc_hd__a2111o_4 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 15 nets. + +Circuit 1 contains 12 devices, Circuit 2 contains 12 devices. +Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_6' +Circuit sky130_fd_sc_hd__inv_6 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_6' +Circuit sky130_fd_sc_hd__inv_6 contains 12 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 6 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 6 +Circuit contains 6 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__inv_6' +Circuit sky130_fd_sc_hd__inv_6 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__inv_6' +Circuit sky130_fd_sc_hd__inv_6 contains 2 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1 +Circuit contains 6 nets. + +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 6 nets, Circuit 2 contains 6 nets. + + +Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__a221oi_1' +Circuit sky130_fd_sc_hd__a221oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. +Contents of circuit 2: Circuit: 'sky130_fd_sc_hd__a221oi_1' +Circuit sky130_fd_sc_hd__a221oi_1 contains 10 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 5 +Circuit contains 14 nets. + +Circuit 1 contains 10 devices, Circuit 2 contains 10 devices. +Circuit 1 contains 14 nets, Circuit 2 contains 14 nets. + + +Contents of circuit 1: Circuit: 'gpio_control_block' +Circuit gpio_control_block contains 215 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 8 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__and3b_2 instances: 1 + Class: gpio_logic_high instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 13 + Class: sky130_fd_sc_hd__inv_2 instances: 14 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 19 + Class: sky130_fd_sc_hd__macro_sparecell instances: 1 + Class: sky130_fd_sc_hd__dfbbn_2 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 42 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 13 + Class: sky130_fd_sc_hd__or2_0 instances: 13 + Class: sky130_fd_sc_hd__mux2_4 instances: 1 + Class: sky130_fd_sc_hd__and2_0 instances: 1 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__nand2b_2 instances: 14 + Class: sky130_fd_sc_hd__diode_2 instances: 39 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__o21ai_4 instances: 1 +Circuit contains 174 nets. +Contents of circuit 2: Circuit: 'gpio_control_block' +Circuit gpio_control_block contains 215 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 8 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__and3b_2 instances: 1 + Class: gpio_logic_high instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 13 + Class: sky130_fd_sc_hd__inv_2 instances: 14 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 19 + Class: sky130_fd_sc_hd__macro_sparecell instances: 1 + Class: sky130_fd_sc_hd__dfbbn_2 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 42 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 13 + Class: sky130_fd_sc_hd__or2_0 instances: 13 + Class: sky130_fd_sc_hd__mux2_4 instances: 1 + Class: sky130_fd_sc_hd__and2_0 instances: 1 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__nand2b_2 instances: 14 + Class: sky130_fd_sc_hd__diode_2 instances: 39 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__o21ai_4 instances: 1 +Circuit contains 174 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_control_block' +Circuit gpio_control_block contains 158 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 8 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__and3b_2 instances: 1 + Class: gpio_logic_high instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 13 + Class: sky130_fd_sc_hd__inv_2 instances: 14 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 19 + Class: sky130_fd_sc_hd__macro_sparecell instances: 1 + Class: sky130_fd_sc_hd__dfbbn_2 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 13 + Class: sky130_fd_sc_hd__or2_0 instances: 13 + Class: sky130_fd_sc_hd__mux2_4 instances: 1 + Class: sky130_fd_sc_hd__and2_0 instances: 1 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__nand2b_2 instances: 14 + Class: sky130_fd_sc_hd__diode_2 instances: 23 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__o21ai_4 instances: 1 +Circuit contains 174 nets. +Contents of circuit 2: Circuit: 'gpio_control_block' +Circuit gpio_control_block contains 158 device instances. + Class: sky130_fd_sc_hd__clkbuf_16 instances: 8 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__and3b_2 instances: 1 + Class: gpio_logic_high instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 13 + Class: sky130_fd_sc_hd__inv_2 instances: 14 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__buf_16 instances: 19 + Class: sky130_fd_sc_hd__macro_sparecell instances: 1 + Class: sky130_fd_sc_hd__dfbbn_2 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 13 + Class: sky130_fd_sc_hd__or2_0 instances: 13 + Class: sky130_fd_sc_hd__mux2_4 instances: 1 + Class: sky130_fd_sc_hd__and2_0 instances: 1 + Class: sky130_fd_sc_hd__and2_2 instances: 1 + Class: sky130_fd_sc_hd__nand2b_2 instances: 14 + Class: sky130_fd_sc_hd__diode_2 instances: 23 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__o21ai_4 instances: 1 +Circuit contains 174 nets. + +Circuit 1 contains 158 devices, Circuit 2 contains 158 devices. +Circuit 1 contains 174 nets, Circuit 2 contains 174 nets. + + +Contents of circuit 1: Circuit: 'gpio_defaults_block_0403' +Circuit gpio_defaults_block_0403 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_0403' +Circuit gpio_defaults_block_0403 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_defaults_block_0403' +Circuit gpio_defaults_block_0403 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_0403' +Circuit gpio_defaults_block_0403 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. + +Circuit 1 contains 17 devices, Circuit 2 contains 17 devices. +Circuit 1 contains 28 nets, Circuit 2 contains 28 nets. + + +Contents of circuit 1: Circuit: 'digital_pll' +Circuit digital_pll contains 625 device instances. + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_2 instances: 14 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 2 + Class: sky130_fd_sc_hd__nand4_2 instances: 1 + Class: sky130_fd_sc_hd__buf_2 instances: 32 + Class: sky130_fd_sc_hd__and3b_2 instances: 2 + Class: sky130_fd_sc_hd__xor2_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 3 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 23 + Class: sky130_fd_sc_hd__inv_2 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 12 + Class: sky130_fd_sc_hd__nand3_2 instances: 3 + Class: sky130_fd_sc_hd__o21ba_2 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__a21boi_2 instances: 1 + Class: sky130_fd_sc_hd__nand4b_2 instances: 1 + Class: sky130_fd_sc_hd__clkinv_1 instances: 13 + Class: sky130_fd_sc_hd__clkinv_2 instances: 2 + Class: sky130_fd_sc_hd__clkinv_8 instances: 2 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__decap_3 instances: 105 + Class: sky130_fd_sc_hd__decap_4 instances: 85 + Class: sky130_fd_sc_hd__decap_6 instances: 7 + Class: sky130_fd_sc_hd__decap_8 instances: 6 + Class: sky130_fd_sc_hd__or2_2 instances: 1 + Class: sky130_fd_sc_hd__einvp_1 instances: 1 + Class: sky130_fd_sc_hd__einvp_2 instances: 26 + Class: sky130_fd_sc_hd__nand2_2 instances: 20 + Class: sky130_fd_sc_hd__nand3b_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 11 + Class: sky130_fd_sc_hd__and2_2 instances: 14 + Class: sky130_fd_sc_hd__o32a_2 instances: 1 + Class: sky130_fd_sc_hd__o22a_2 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 11 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o211a_2 instances: 7 + Class: sky130_fd_sc_hd__nand2b_2 instances: 7 + Class: sky130_fd_sc_hd__diode_2 instances: 56 + Class: sky130_fd_sc_hd__a211o_2 instances: 3 + Class: sky130_fd_sc_hd__o2111a_2 instances: 2 + Class: sky130_fd_sc_hd__a32o_2 instances: 6 + Class: sky130_fd_sc_hd__a22o_2 instances: 7 + Class: sky130_fd_sc_hd__o31a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_2 instances: 5 + Class: sky130_fd_sc_hd__einvn_4 instances: 13 + Class: sky130_fd_sc_hd__einvn_8 instances: 13 + Class: sky130_fd_sc_hd__and4b_2 instances: 2 + Class: sky130_fd_sc_hd__o21ai_2 instances: 6 + Class: sky130_fd_sc_hd__a21oi_2 instances: 5 + Class: sky130_fd_sc_hd__nor2_2 instances: 42 +Circuit contains 374 nets. +Contents of circuit 2: Circuit: 'digital_pll' +Circuit digital_pll contains 625 device instances. + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_2 instances: 14 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 2 + Class: sky130_fd_sc_hd__nand4_2 instances: 1 + Class: sky130_fd_sc_hd__buf_2 instances: 32 + Class: sky130_fd_sc_hd__and3b_2 instances: 2 + Class: sky130_fd_sc_hd__xor2_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 3 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 23 + Class: sky130_fd_sc_hd__inv_2 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 12 + Class: sky130_fd_sc_hd__nand3_2 instances: 3 + Class: sky130_fd_sc_hd__o21ba_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__a21boi_2 instances: 1 + Class: sky130_fd_sc_hd__nand4b_2 instances: 1 + Class: sky130_fd_sc_hd__clkinv_1 instances: 13 + Class: sky130_fd_sc_hd__clkinv_2 instances: 2 + Class: sky130_fd_sc_hd__clkinv_8 instances: 2 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__decap_3 instances: 105 + Class: sky130_fd_sc_hd__decap_4 instances: 85 + Class: sky130_fd_sc_hd__decap_6 instances: 7 + Class: sky130_fd_sc_hd__decap_8 instances: 6 + Class: sky130_fd_sc_hd__or2_2 instances: 1 + Class: sky130_fd_sc_hd__einvp_1 instances: 1 + Class: sky130_fd_sc_hd__einvp_2 instances: 26 + Class: sky130_fd_sc_hd__nand2_2 instances: 20 + Class: sky130_fd_sc_hd__nand3b_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 11 + Class: sky130_fd_sc_hd__and2_2 instances: 14 + Class: sky130_fd_sc_hd__o32a_2 instances: 1 + Class: sky130_fd_sc_hd__o22a_2 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 11 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o211a_2 instances: 7 + Class: sky130_fd_sc_hd__nand2b_2 instances: 7 + Class: sky130_fd_sc_hd__diode_2 instances: 56 + Class: sky130_fd_sc_hd__a211o_2 instances: 3 + Class: sky130_fd_sc_hd__o2111a_2 instances: 2 + Class: sky130_fd_sc_hd__a32o_2 instances: 6 + Class: sky130_fd_sc_hd__a22o_2 instances: 7 + Class: sky130_fd_sc_hd__o31a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_2 instances: 5 + Class: sky130_fd_sc_hd__einvn_4 instances: 13 + Class: sky130_fd_sc_hd__einvn_8 instances: 13 + Class: sky130_fd_sc_hd__and4b_2 instances: 2 + Class: sky130_fd_sc_hd__o21ai_2 instances: 6 + Class: sky130_fd_sc_hd__a21oi_2 instances: 5 + Class: sky130_fd_sc_hd__nor2_2 instances: 42 +Circuit contains 374 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'digital_pll' +Circuit digital_pll contains 405 device instances. + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_2 instances: 14 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 2 + Class: sky130_fd_sc_hd__nand4_2 instances: 1 + Class: sky130_fd_sc_hd__buf_2 instances: 32 + Class: sky130_fd_sc_hd__and3b_2 instances: 2 + Class: sky130_fd_sc_hd__xor2_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 23 + Class: sky130_fd_sc_hd__inv_2 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 12 + Class: sky130_fd_sc_hd__nand3_2 instances: 3 + Class: sky130_fd_sc_hd__o21ba_2 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__a21boi_2 instances: 1 + Class: sky130_fd_sc_hd__nand4b_2 instances: 1 + Class: sky130_fd_sc_hd__clkinv_1 instances: 13 + Class: sky130_fd_sc_hd__clkinv_2 instances: 2 + Class: sky130_fd_sc_hd__clkinv_8 instances: 2 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__or2_2 instances: 1 + Class: sky130_fd_sc_hd__einvp_1 instances: 1 + Class: sky130_fd_sc_hd__einvp_2 instances: 26 + Class: sky130_fd_sc_hd__nand2_2 instances: 20 + Class: sky130_fd_sc_hd__nand3b_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 11 + Class: sky130_fd_sc_hd__and2_2 instances: 14 + Class: sky130_fd_sc_hd__o32a_2 instances: 1 + Class: sky130_fd_sc_hd__o22a_2 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 11 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o211a_2 instances: 7 + Class: sky130_fd_sc_hd__nand2b_2 instances: 7 + Class: sky130_fd_sc_hd__diode_2 instances: 37 + Class: sky130_fd_sc_hd__a211o_2 instances: 3 + Class: sky130_fd_sc_hd__o2111a_2 instances: 2 + Class: sky130_fd_sc_hd__a32o_2 instances: 6 + Class: sky130_fd_sc_hd__a22o_2 instances: 7 + Class: sky130_fd_sc_hd__o31a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_2 instances: 5 + Class: sky130_fd_sc_hd__einvn_4 instances: 13 + Class: sky130_fd_sc_hd__einvn_8 instances: 13 + Class: sky130_fd_sc_hd__and4b_2 instances: 2 + Class: sky130_fd_sc_hd__o21ai_2 instances: 6 + Class: sky130_fd_sc_hd__a21oi_2 instances: 5 + Class: sky130_fd_sc_hd__nor2_2 instances: 42 +Circuit contains 374 nets. +Contents of circuit 2: Circuit: 'digital_pll' +Circuit digital_pll contains 405 device instances. + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_2 instances: 14 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 2 + Class: sky130_fd_sc_hd__nand4_2 instances: 1 + Class: sky130_fd_sc_hd__buf_2 instances: 32 + Class: sky130_fd_sc_hd__and3b_2 instances: 2 + Class: sky130_fd_sc_hd__xor2_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 23 + Class: sky130_fd_sc_hd__inv_2 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 13 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 12 + Class: sky130_fd_sc_hd__nand3_2 instances: 3 + Class: sky130_fd_sc_hd__o21ba_2 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 1 + Class: sky130_fd_sc_hd__a21boi_2 instances: 1 + Class: sky130_fd_sc_hd__nand4b_2 instances: 1 + Class: sky130_fd_sc_hd__clkinv_1 instances: 13 + Class: sky130_fd_sc_hd__clkinv_2 instances: 2 + Class: sky130_fd_sc_hd__clkinv_8 instances: 2 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__or2_2 instances: 1 + Class: sky130_fd_sc_hd__einvp_1 instances: 1 + Class: sky130_fd_sc_hd__einvp_2 instances: 26 + Class: sky130_fd_sc_hd__nand2_2 instances: 20 + Class: sky130_fd_sc_hd__nand3b_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 11 + Class: sky130_fd_sc_hd__and2_2 instances: 14 + Class: sky130_fd_sc_hd__o32a_2 instances: 1 + Class: sky130_fd_sc_hd__o22a_2 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 11 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o211a_2 instances: 7 + Class: sky130_fd_sc_hd__nand2b_2 instances: 7 + Class: sky130_fd_sc_hd__diode_2 instances: 37 + Class: sky130_fd_sc_hd__a211o_2 instances: 3 + Class: sky130_fd_sc_hd__o2111a_2 instances: 2 + Class: sky130_fd_sc_hd__a32o_2 instances: 6 + Class: sky130_fd_sc_hd__a22o_2 instances: 7 + Class: sky130_fd_sc_hd__o31a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_2 instances: 5 + Class: sky130_fd_sc_hd__einvn_4 instances: 13 + Class: sky130_fd_sc_hd__einvn_8 instances: 13 + Class: sky130_fd_sc_hd__and4b_2 instances: 2 + Class: sky130_fd_sc_hd__o21ai_2 instances: 6 + Class: sky130_fd_sc_hd__a21oi_2 instances: 5 + Class: sky130_fd_sc_hd__nor2_2 instances: 42 +Circuit contains 374 nets. + +Circuit 1 contains 405 devices, Circuit 2 contains 405 devices. +Circuit 1 contains 374 nets, Circuit 2 contains 374 nets. + + +Contents of circuit 1: Circuit: 'chip_io' +Circuit chip_io contains 44721 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1620 + Class: sky130_fd_io__com_cclat instances: 44 + Class: constant_block instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1496 + Class: sky130_fd_io__res250only_small instances: 91 + Class: sky130_fd_io__nand2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 92 + Class: sky130_fd_io__gpiov2_octl_mux instances: 44 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1276 + Class: sky130_fd_io__nor2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__pfet_01v8 instances: 408 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 17330 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 12 + Class: sky130_fd_pr__res_generic_po instances: 659 + Class: sky130_fd_io__res75only_small instances: 792 + Class: sky130_fd_io__inv_1 instances: 661 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 13263 + Class: sky130_fd_pr__res_generic_m1 instances: 3275 + Class: sky130_fd_pr__res_generic_m2 instances: 1524 + Class: sky130_fd_pr__res_generic_m3 instances: 56 + Class: sky130_fd_pr__res_generic_m4 instances: 44 + Class: sky130_fd_pr__res_generic_m5 instances: 18 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 44 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1500 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 44 +Circuit contains 28047 nets. +Contents of circuit 2: Circuit: 'chip_io' +Circuit chip_io contains 44721 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1620 + Class: sky130_fd_io__com_cclat instances: 44 + Class: constant_block instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1496 + Class: sky130_fd_io__res250only_small instances: 91 + Class: sky130_fd_io__nand2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 92 + Class: sky130_fd_io__gpiov2_octl_mux instances: 44 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1276 + Class: sky130_fd_io__nor2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__pfet_01v8 instances: 408 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 17330 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 12 + Class: sky130_fd_pr__res_generic_po instances: 659 + Class: sky130_fd_io__res75only_small instances: 792 + Class: sky130_fd_io__inv_1 instances: 661 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 13263 + Class: sky130_fd_pr__res_generic_m1 instances: 3275 + Class: sky130_fd_pr__res_generic_m2 instances: 1524 + Class: sky130_fd_pr__res_generic_m3 instances: 56 + Class: sky130_fd_pr__res_generic_m4 instances: 44 + Class: sky130_fd_pr__res_generic_m5 instances: 18 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 44 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1500 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 44 +Circuit contains 28431 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'chip_io' +Circuit chip_io contains 44538 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1620 + Class: sky130_fd_io__com_cclat instances: 44 + Class: constant_block instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1496 + Class: sky130_fd_io__res250only_small instances: 91 + Class: sky130_fd_io__nand2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 92 + Class: sky130_fd_io__gpiov2_octl_mux instances: 44 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1276 + Class: sky130_fd_io__nor2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__pfet_01v8 instances: 408 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 17287 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 659 + Class: sky130_fd_io__res75only_small instances: 792 + Class: sky130_fd_io__inv_1 instances: 661 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 13220 + Class: sky130_fd_pr__res_generic_m1 instances: 3188 + Class: sky130_fd_pr__res_generic_m2 instances: 1524 + Class: sky130_fd_pr__res_generic_m3 instances: 52 + Class: sky130_fd_pr__res_generic_m4 instances: 44 + Class: sky130_fd_pr__res_generic_m5 instances: 18 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 44 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1500 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 44 +Circuit contains 28047 nets. +Contents of circuit 2: Circuit: 'chip_io' +Circuit chip_io contains 44538 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1620 + Class: sky130_fd_io__com_cclat instances: 44 + Class: constant_block instances: 7 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1496 + Class: sky130_fd_io__res250only_small instances: 91 + Class: sky130_fd_io__nand2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 92 + Class: sky130_fd_io__gpiov2_octl_mux instances: 44 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1276 + Class: sky130_fd_io__nor2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: sky130_fd_pr__pfet_01v8 instances: 408 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 17287 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 659 + Class: sky130_fd_io__res75only_small instances: 792 + Class: sky130_fd_io__inv_1 instances: 661 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 13220 + Class: sky130_fd_pr__res_generic_m1 instances: 3188 + Class: sky130_fd_pr__res_generic_m2 instances: 1524 + Class: sky130_fd_pr__res_generic_m3 instances: 52 + Class: sky130_fd_pr__res_generic_m4 instances: 44 + Class: sky130_fd_pr__res_generic_m5 instances: 18 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 44 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1500 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 44 +Circuit contains 28431 nets. + +Circuit 1 contains 44538 devices, Circuit 2 contains 44538 devices. +Circuit 1 contains 25654 nets, Circuit 2 contains 25654 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +No more changes can be made to series/parallel networks. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +No more changes can be made to series/parallel networks. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +No more changes can be made to series/parallel networks. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 series devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. + Flattening non-matched subcircuits chip_io chip_io + +Flattening instances of chip_io in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of chip_io in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 510156 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 232401 + Class: NF_sky130_fd_sc_hd__or3b_1 instances: 156 + Class: NF_sky130_fd_sc_hd__or3b_2 instances: 11 + Class: NF_sky130_fd_sc_hd__or3b_4 instances: 24 + Class: NF_sky130_fd_sc_hd__a32o_4 instances: 8 + Class: NF_sky130_fd_sc_hd__o41a_2 instances: 9 + Class: NF_sky130_fd_sc_hd__o41a_4 instances: 11 + Class: NF_sky130_fd_sc_hd__a22o_4 instances: 47 + Class: NF_sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: NF_sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: NF_sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: NF_sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: NF_sky130_fd_sc_hd__o211a_4 instances: 5 + Class: NF_sky130_fd_sc_hd__or2_1 instances: 204 + Class: NF_sky130_fd_sc_hd__or2_4 instances: 26 + Class: NF_sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: NF_sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: NF_RAM128 instances: 1 + Class: NF_sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: NF_sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: NF_sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: NF_sky130_fd_sc_hd__a41o_2 instances: 4 + Class: NF_sky130_fd_sc_hd__a41o_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a31o_4 instances: 17 + Class: NF_sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: NF_sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: NF_sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: NF_sky130_fd_sc_hd__o311a_2 instances: 6 + Class: NF_sky130_fd_sc_hd__o311a_4 instances: 2 + Class: NF_sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: NF_sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: NF_sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: NF_sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: NF_sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: NF_sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: NF_sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: NF_sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: NF_sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: NF_sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: NF_sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: NF_sky130_fd_sc_hd__a311o_2 instances: 6 + Class: NF_sky130_fd_sc_hd__a311o_4 instances: 5 + Class: NF_sky130_fd_sc_hd__and4bb_4 instances: 14 + Class: NF_sky130_fd_sc_hd__xor2_4 instances: 6 + Class: NF_sky130_fd_sc_hd__mux4_1 instances: 76 + Class: NF_sky130_fd_sc_hd__mux4_2 instances: 18 + Class: NF_sky130_fd_sc_hd__and4_4 instances: 32 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 232527 + Class: NF_sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: NF_sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: NF_sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: NF_sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: NF_sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: NF_sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: NF_sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: NF_sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: NF_sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: NF_sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: NF_sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: NF_sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: NF_sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: NF_sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: NF_sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: NF_sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: NF_sky130_fd_sc_hd__nand4_4 instances: 18 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 42630 + Class: NF_sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: NF_sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: NF_sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 22 + Class: NF_sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: NF_sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: NF_sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: NF_sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: NF_sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: NF_sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: NF_sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: NF_sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: NF_RAM256 instances: 1 + Class: NF_sky130_fd_sc_hd__or4b_1 instances: 168 + Class: NF_sky130_fd_sc_hd__or4b_2 instances: 21 + Class: NF_sky130_fd_sc_hd__or4b_4 instances: 35 + Class: NF_sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: NF_sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: NF_sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: NF_sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: NF_sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: NF_sky130_fd_sc_hd__o22a_4 instances: 3 +Circuit contains 120860 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 138585 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 22 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 7 + Class: sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: sky130_fd_sc_hd__a41o_1 instances: 183 + Class: sky130_fd_sc_hd__a41o_2 instances: 4 + Class: sky130_fd_sc_hd__a41o_4 instances: 2 + Class: sky130_fd_sc_hd__a31o_1 instances: 443 + Class: sky130_fd_sc_hd__a31o_2 instances: 39 + Class: sky130_fd_sc_hd__a31o_4 instances: 17 + Class: sky130_fd_sc_hd__a21o_1 instances: 734 + Class: sky130_fd_sc_hd__a21o_2 instances: 17 + Class: sky130_fd_sc_hd__a21o_4 instances: 8 + Class: sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 590 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 3482 + Class: sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: sky130_fd_sc_hd__o31ai_1 instances: 15 + Class: sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 4 + Class: sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: sky130_fd_sc_hd__a31oi_1 instances: 39 + Class: sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: sky130_fd_sc_hd__nand4_1 instances: 45 + Class: sky130_fd_sc_hd__nand4_2 instances: 25 + Class: sky130_fd_sc_hd__buf_2 instances: 29 + Class: sky130_fd_sc_hd__a31oi_4 instances: 16 + Class: sky130_fd_sc_hd__nand4_4 instances: 18 + Class: sky130_fd_sc_hd__buf_4 instances: 933 + Class: sky130_fd_sc_hd__buf_6 instances: 1505 + Class: sky130_fd_sc_hd__buf_8 instances: 470 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 79 + Class: sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: sky130_fd_sc_hd__and3b_1 instances: 67 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 5 + Class: sky130_fd_sc_hd__xor2_1 instances: 36 + Class: sky130_fd_sc_hd__xor2_2 instances: 13 + Class: sky130_fd_sc_hd__xor2_4 instances: 6 + Class: sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: sky130_fd_sc_hd__mux4_1 instances: 76 + Class: sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: sky130_fd_sc_hd__mux4_2 instances: 18 + Class: sky130_ef_sc_hd__decap_12 instances: 37111 + Class: sky130_fd_sc_hd__and4_1 instances: 151 + Class: sky130_fd_sc_hd__and4_2 instances: 34 + Class: sky130_fd_sc_hd__and4_4 instances: 32 + Class: sky130_fd_sc_hd__inv_2 instances: 339 + Class: sky130_fd_sc_hd__inv_4 instances: 6 + Class: sky130_fd_sc_hd__inv_6 instances: 13 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 101 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 51 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 70 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 252 + Class: sky130_fd_sc_hd__nand3_1 instances: 27 + Class: sky130_fd_sc_hd__nand3_2 instances: 14 + Class: sky130_fd_sc_hd__nand3_4 instances: 9 + Class: sky130_fd_sc_hd__o21ba_1 instances: 146 + Class: sky130_fd_sc_hd__o21ba_2 instances: 3 + Class: sky130_fd_sc_hd__and2b_1 instances: 24 + Class: sky130_fd_sc_hd__conb_1 instances: 11 + Class: sky130_fd_sc_hd__and2b_2 instances: 6 + Class: sky130_fd_sc_hd__and2b_4 instances: 7 + Class: sky130_fd_sc_hd__a21boi_1 instances: 18 + Class: sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: sky130_fd_sc_hd__nand4b_1 instances: 2 + Class: sky130_fd_sc_hd__nand4b_4 instances: 3 + Class: sky130_fd_sc_hd__buf_12 instances: 831 + Class: sky130_fd_sc_hd__a21bo_1 instances: 47 + Class: sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: sky130_fd_sc_hd__a221oi_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 21 + Class: sky130_fd_sc_hd__clkinv_8 instances: 10 + Class: sky130_fd_sc_hd__and3_1 instances: 313 + Class: sky130_fd_sc_hd__and3_2 instances: 55 + Class: sky130_fd_sc_hd__and3_4 instances: 41 + Class: sky130_fd_sc_hd__a2111o_1 instances: 19 + Class: sky130_fd_sc_hd__a2111o_4 instances: 4 + Class: RAM256 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 9728 + Class: sky130_fd_sc_hd__decap_4 instances: 10200 + Class: sky130_fd_sc_hd__decap_6 instances: 6743 + Class: sky130_fd_sc_hd__decap_8 instances: 7953 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 499 + Class: sky130_fd_sc_hd__or2_1 instances: 204 + Class: sky130_fd_sc_hd__or2_2 instances: 19 + Class: sky130_fd_sc_hd__or2_4 instances: 26 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 7 + Class: sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 336 + Class: sky130_fd_sc_hd__nand2_2 instances: 42 + Class: sky130_fd_sc_hd__nand2_4 instances: 20 + Class: sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_8 instances: 13 + Class: sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: sky130_fd_sc_hd__nand3b_1 instances: 12 + Class: sky130_fd_sc_hd__nand3b_2 instances: 12 + Class: sky130_fd_sc_hd__mux2_1 instances: 3149 + Class: sky130_fd_sc_hd__nand3b_4 instances: 4 + Class: sky130_fd_sc_hd__mux2_2 instances: 40 + Class: sky130_fd_sc_hd__mux2_4 instances: 23 + Class: sky130_fd_sc_hd__mux2_8 instances: 6 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 11 + Class: sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 105 + Class: sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: sky130_fd_sc_hd__and2_2 instances: 12 + Class: sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: sky130_fd_sc_hd__and2_4 instances: 13 + Class: sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: sky130_fd_sc_hd__or4b_1 instances: 168 + Class: sky130_fd_sc_hd__or4b_2 instances: 21 + Class: sky130_fd_sc_hd__or4b_4 instances: 35 + Class: sky130_fd_sc_hd__nor4_1 instances: 29 + Class: sky130_fd_sc_hd__nor4_2 instances: 14 + Class: sky130_fd_sc_hd__nor4_4 instances: 18 + Class: sky130_fd_sc_hd__inv_12 instances: 14 + Class: sky130_fd_sc_hd__o32a_1 instances: 27 + Class: sky130_fd_sc_hd__o22a_1 instances: 61 + Class: sky130_fd_sc_hd__o22a_2 instances: 6 + Class: sky130_fd_sc_hd__o22a_4 instances: 3 + Class: sky130_fd_sc_hd__xnor2_1 instances: 28 + Class: sky130_fd_sc_hd__xnor2_2 instances: 5 + Class: sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: sky130_fd_sc_hd__nor3b_1 instances: 4 + Class: sky130_fd_sc_hd__nor3b_2 instances: 3 + Class: sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 293 + Class: sky130_fd_sc_hd__o221a_2 instances: 1 + Class: sky130_fd_sc_hd__o21bai_1 instances: 7 + Class: sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: sky130_fd_sc_hd__o211a_1 instances: 1013 + Class: sky130_fd_sc_hd__o211a_2 instances: 23 + Class: sky130_fd_sc_hd__o211a_4 instances: 5 + Class: sky130_fd_sc_hd__nand2b_1 instances: 65 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 16 + Class: sky130_fd_sc_hd__diode_2 instances: 42630 + Class: sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: sky130_fd_sc_hd__a311oi_2 instances: 5 + Class: sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: sky130_fd_sc_hd__a221o_1 instances: 282 + Class: sky130_fd_sc_hd__a221o_2 instances: 36 + Class: sky130_fd_sc_hd__a221o_4 instances: 45 + Class: sky130_fd_sc_hd__a211o_1 instances: 529 + Class: sky130_fd_sc_hd__a211o_2 instances: 15 + Class: sky130_fd_sc_hd__a211o_4 instances: 25 + Class: sky130_fd_sc_hd__o2111a_1 instances: 84 + Class: sky130_fd_sc_hd__o2111a_2 instances: 5 + Class: sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: sky130_fd_sc_hd__or3b_1 instances: 156 + Class: sky130_fd_sc_hd__or3b_2 instances: 11 + Class: sky130_fd_sc_hd__or3b_4 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 25 + Class: sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 45 + Class: sky130_fd_sc_hd__nor3_2 instances: 17 + Class: sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: sky130_fd_sc_hd__nor3_4 instances: 4 + Class: sky130_fd_sc_hd__a32o_1 instances: 171 + Class: sky130_fd_sc_hd__a32o_2 instances: 8 + Class: sky130_fd_sc_hd__a32o_4 instances: 8 + Class: RAM128 instances: 1 + Class: sky130_fd_sc_hd__o41a_1 instances: 27 + Class: sky130_fd_sc_hd__o41a_2 instances: 9 + Class: sky130_fd_sc_hd__o41a_4 instances: 11 + Class: sky130_fd_sc_hd__a22o_1 instances: 416 + Class: sky130_fd_sc_hd__a22o_2 instances: 77 + Class: sky130_fd_sc_hd__a22o_4 instances: 47 + Class: sky130_fd_sc_hd__o31a_1 instances: 241 + Class: sky130_fd_sc_hd__o31a_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_4 instances: 13 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 56 + Class: sky130_fd_sc_hd__o2bb2a_2 instances: 4 + Class: sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: sky130_fd_sc_hd__o21a_1 instances: 303 + Class: sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 23 + Class: sky130_fd_sc_hd__o21a_4 instances: 7 + Class: sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 300 + Class: sky130_fd_sc_hd__o311a_2 instances: 6 + Class: sky130_fd_sc_hd__o311a_4 instances: 2 + Class: sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 46 + Class: sky130_fd_sc_hd__o21ai_1 instances: 388 + Class: sky130_fd_sc_hd__and4b_2 instances: 12 + Class: sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: sky130_fd_sc_hd__o21ai_2 instances: 37 + Class: sky130_fd_sc_hd__and4b_4 instances: 29 + Class: sky130_fd_sc_hd__o21ai_4 instances: 43 + Class: sky130_fd_sc_hd__a21oi_1 instances: 299 + Class: sky130_fd_sc_hd__a21oi_2 instances: 22 + Class: sky130_fd_sc_hd__a311o_1 instances: 165 + Class: sky130_fd_sc_hd__a21oi_4 instances: 38 + Class: sky130_fd_sc_hd__a311o_2 instances: 6 + Class: sky130_fd_sc_hd__a311o_4 instances: 5 + Class: sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: sky130_fd_sc_hd__o211ai_4 instances: 12 + Class: sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: sky130_fd_sc_hd__and4bb_1 instances: 21 + Class: sky130_fd_sc_hd__and4bb_2 instances: 11 + Class: sky130_fd_sc_hd__and4bb_4 instances: 14 + Class: sky130_fd_sc_hd__nor2_1 instances: 217 + Class: sky130_fd_sc_hd__nor2_2 instances: 38 + Class: sky130_fd_sc_hd__nor2_4 instances: 25 + Class: sky130_fd_sc_hd__nor2_8 instances: 12 +Circuit contains 24511 nets, and 3 disconnected pins. + +Flattened mismatched instances and attempting compare again. + +Contents of circuit 1: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 510156 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 232401 + Class: NF_sky130_fd_sc_hd__or3b_1 instances: 156 + Class: NF_sky130_fd_sc_hd__or3b_2 instances: 11 + Class: NF_sky130_fd_sc_hd__or3b_4 instances: 24 + Class: NF_sky130_fd_sc_hd__a32o_4 instances: 8 + Class: NF_sky130_fd_sc_hd__o41a_2 instances: 9 + Class: NF_sky130_fd_sc_hd__o41a_4 instances: 11 + Class: NF_sky130_fd_sc_hd__a22o_4 instances: 47 + Class: NF_sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: NF_sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: NF_sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: NF_sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: NF_sky130_fd_sc_hd__o211a_4 instances: 5 + Class: NF_sky130_fd_sc_hd__or2_1 instances: 204 + Class: NF_sky130_fd_sc_hd__or2_4 instances: 26 + Class: NF_sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: NF_sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: NF_RAM128 instances: 1 + Class: NF_sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: NF_sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: NF_sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: NF_sky130_fd_sc_hd__a41o_2 instances: 4 + Class: NF_sky130_fd_sc_hd__a41o_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a31o_4 instances: 17 + Class: NF_sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: NF_sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: NF_sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: NF_sky130_fd_sc_hd__o311a_2 instances: 6 + Class: NF_sky130_fd_sc_hd__o311a_4 instances: 2 + Class: NF_sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: NF_sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: NF_sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: NF_sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: NF_sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: NF_sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: NF_sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: NF_sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: NF_sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: NF_sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: NF_sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: NF_sky130_fd_sc_hd__a311o_2 instances: 6 + Class: NF_sky130_fd_sc_hd__a311o_4 instances: 5 + Class: NF_sky130_fd_sc_hd__and4bb_4 instances: 14 + Class: NF_sky130_fd_sc_hd__xor2_4 instances: 6 + Class: NF_sky130_fd_sc_hd__mux4_1 instances: 76 + Class: NF_sky130_fd_sc_hd__mux4_2 instances: 18 + Class: NF_sky130_fd_sc_hd__and4_4 instances: 32 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 232527 + Class: NF_sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: NF_sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: NF_sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: NF_sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: NF_sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: NF_sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: NF_sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: NF_sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: NF_sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: NF_sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: NF_sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: NF_sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: NF_sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: NF_sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: NF_sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: NF_sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: NF_sky130_fd_sc_hd__nand4_4 instances: 18 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 42630 + Class: NF_sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: NF_sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: NF_sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 22 + Class: NF_sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: NF_sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: NF_sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: NF_sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: NF_sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: NF_sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: NF_sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: NF_sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: NF_RAM256 instances: 1 + Class: NF_sky130_fd_sc_hd__or4b_1 instances: 168 + Class: NF_sky130_fd_sc_hd__or4b_2 instances: 21 + Class: NF_sky130_fd_sc_hd__or4b_4 instances: 35 + Class: NF_sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: NF_sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: NF_sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: NF_sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: NF_sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: NF_sky130_fd_sc_hd__o22a_4 instances: 3 +Circuit contains 120860 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 418226 device instances. + Class: sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: sky130_fd_sc_hd__a41o_2 instances: 4 + Class: sky130_fd_sc_hd__a41o_4 instances: 2 + Class: sky130_fd_pr__nfet_01v8 instances: 186546 + Class: sky130_fd_sc_hd__a31o_4 instances: 17 + Class: sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: sky130_fd_sc_hd__nand4_4 instances: 18 + Class: sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: sky130_fd_sc_hd__xor2_4 instances: 6 + Class: sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: sky130_fd_sc_hd__mux4_1 instances: 76 + Class: sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: sky130_fd_sc_hd__mux4_2 instances: 18 + Class: sky130_fd_sc_hd__and4_4 instances: 32 + Class: sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: RAM256 instances: 1 + Class: sky130_fd_sc_hd__or2_1 instances: 204 + Class: sky130_fd_sc_hd__or2_4 instances: 26 + Class: sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 186452 + Class: sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: sky130_fd_sc_hd__or4b_1 instances: 168 + Class: sky130_fd_sc_hd__or4b_2 instances: 21 + Class: sky130_fd_sc_hd__or4b_4 instances: 35 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 42630 + Class: sky130_fd_sc_hd__o22a_4 instances: 3 + Class: sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: sky130_fd_sc_hd__o211a_4 instances: 5 + Class: sky130_fd_pr__res_generic_po instances: 22 + Class: sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: sky130_fd_sc_hd__or3b_1 instances: 156 + Class: sky130_fd_sc_hd__or3b_2 instances: 11 + Class: sky130_fd_sc_hd__or3b_4 instances: 24 + Class: sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: sky130_fd_sc_hd__a32o_4 instances: 8 + Class: RAM128 instances: 1 + Class: sky130_fd_sc_hd__o41a_2 instances: 9 + Class: sky130_fd_sc_hd__o41a_4 instances: 11 + Class: sky130_fd_sc_hd__a22o_4 instances: 47 + Class: sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_2 instances: 6 + Class: sky130_fd_sc_hd__o311a_4 instances: 2 + Class: sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: sky130_fd_sc_hd__a311o_2 instances: 6 + Class: sky130_fd_sc_hd__a311o_4 instances: 5 + Class: sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: sky130_fd_sc_hd__and4bb_4 instances: 14 +Circuit contains 120860 nets, and 3 disconnected pins. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 240761 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 114812 + Class: NF_sky130_fd_sc_hd__or3b_1 instances: 156 + Class: NF_sky130_fd_sc_hd__or3b_2 instances: 11 + Class: NF_sky130_fd_sc_hd__or3b_4 instances: 24 + Class: NF_sky130_fd_sc_hd__a32o_4 instances: 8 + Class: NF_sky130_fd_sc_hd__o41a_2 instances: 9 + Class: NF_sky130_fd_sc_hd__o41a_4 instances: 11 + Class: NF_sky130_fd_sc_hd__a22o_4 instances: 47 + Class: NF_sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: NF_sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: NF_sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: NF_sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: NF_sky130_fd_sc_hd__o211a_4 instances: 5 + Class: NF_sky130_fd_sc_hd__or2_1 instances: 204 + Class: NF_sky130_fd_sc_hd__or2_4 instances: 26 + Class: NF_sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: NF_sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: NF_RAM128 instances: 1 + Class: NF_sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: NF_sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: NF_sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: NF_sky130_fd_sc_hd__a41o_2 instances: 4 + Class: NF_sky130_fd_sc_hd__a41o_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a31o_4 instances: 17 + Class: NF_sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: NF_sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: NF_sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: NF_sky130_fd_sc_hd__o311a_2 instances: 6 + Class: NF_sky130_fd_sc_hd__o311a_4 instances: 2 + Class: NF_sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: NF_sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: NF_sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: NF_sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: NF_sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: NF_sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: NF_sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: NF_sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: NF_sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: NF_sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: NF_sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: NF_sky130_fd_sc_hd__a311o_2 instances: 6 + Class: NF_sky130_fd_sc_hd__a311o_4 instances: 5 + Class: NF_sky130_fd_sc_hd__and4bb_4 instances: 14 + Class: NF_sky130_fd_sc_hd__xor2_4 instances: 6 + Class: NF_sky130_fd_sc_hd__mux4_1 instances: 76 + Class: NF_sky130_fd_sc_hd__mux4_2 instances: 18 + Class: NF_sky130_fd_sc_hd__and4_4 instances: 32 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 114718 + Class: NF_sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: NF_sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: NF_sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: NF_sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: NF_sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: NF_sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: NF_sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: NF_sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: NF_sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: NF_sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: NF_sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: NF_sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: NF_sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: NF_sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: NF_sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: NF_sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: NF_sky130_fd_sc_hd__nand4_4 instances: 18 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 8642 + Class: NF_sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: NF_sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: NF_sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 13 + Class: NF_sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: NF_sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: NF_sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: NF_sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: NF_sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: NF_sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: NF_sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: NF_sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: NF_sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: NF_RAM256 instances: 1 + Class: NF_sky130_fd_sc_hd__or4b_1 instances: 168 + Class: NF_sky130_fd_sc_hd__or4b_2 instances: 21 + Class: NF_sky130_fd_sc_hd__or4b_4 instances: 35 + Class: NF_sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: NF_sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: NF_sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: NF_sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: NF_sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: NF_sky130_fd_sc_hd__o22a_4 instances: 3 +Circuit contains 120860 nets, and 3 disconnected pins. +Contents of circuit 2: Circuit: 'mgmt_core_wrapper' +Circuit mgmt_core_wrapper contains 240761 device instances. + Class: sky130_fd_sc_hd__o2111ai_4 instances: 13 + Class: sky130_fd_sc_hd__a41o_2 instances: 4 + Class: sky130_fd_sc_hd__a41o_4 instances: 2 + Class: sky130_fd_pr__nfet_01v8 instances: 114812 + Class: sky130_fd_sc_hd__a31o_4 instances: 17 + Class: sky130_fd_sc_hd__a2bb2oi_1 instances: 3 + Class: sky130_fd_sc_hd__a2bb2oi_2 instances: 1 + Class: sky130_fd_sc_hd__a2bb2oi_4 instances: 1 + Class: sky130_fd_sc_hd__o32ai_1 instances: 1 + Class: sky130_fd_sc_hd__o32ai_2 instances: 1 + Class: sky130_fd_sc_hd__o32ai_4 instances: 1 + Class: sky130_fd_sc_hd__a32oi_1 instances: 1 + Class: sky130_fd_sc_hd__dfxtp_2 instances: 825 + Class: sky130_fd_sc_hd__a32oi_2 instances: 4 + Class: sky130_fd_sc_hd__dfxtp_4 instances: 420 + Class: sky130_fd_sc_hd__a32oi_4 instances: 2 + Class: sky130_fd_sc_hd__o31ai_4 instances: 6 + Class: sky130_fd_sc_hd__a31oi_2 instances: 11 + Class: sky130_fd_sc_hd__nand4_4 instances: 18 + Class: sky130_fd_sc_hd__a2bb2o_2 instances: 5 + Class: sky130_fd_sc_hd__a2bb2o_4 instances: 5 + Class: sky130_fd_sc_hd__xor2_4 instances: 6 + Class: sky130_fd_sc_hd__o221ai_1 instances: 8 + Class: sky130_fd_sc_hd__mux4_1 instances: 76 + Class: sky130_fd_sc_hd__o221ai_4 instances: 12 + Class: sky130_fd_sc_hd__mux4_2 instances: 18 + Class: sky130_fd_sc_hd__and4_4 instances: 32 + Class: sky130_fd_sc_hd__a21boi_4 instances: 1 + Class: sky130_fd_sc_hd__a21bo_2 instances: 1 + Class: sky130_fd_sc_hd__a221oi_2 instances: 7 + Class: sky130_fd_sc_hd__a221oi_4 instances: 17 + Class: RAM256 instances: 1 + Class: sky130_fd_sc_hd__or2_1 instances: 204 + Class: sky130_fd_sc_hd__or2_4 instances: 26 + Class: sky130_fd_sc_hd__a2111oi_2 instances: 3 + Class: sky130_fd_sc_hd__a2111oi_4 instances: 1 + Class: sky130_fd_sc_hd__nor4b_1 instances: 2 + Class: sky130_fd_sc_hd__nor4b_4 instances: 5 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 114718 + Class: sky130_fd_sc_hd__o311ai_1 instances: 5 + Class: sky130_fd_sc_hd__o311ai_2 instances: 1 + Class: sky130_fd_sc_hd__o311ai_4 instances: 6 + Class: sky130_fd_sc_hd__o2bb2ai_2 instances: 3 + Class: sky130_fd_sc_hd__o2bb2ai_4 instances: 2 + Class: sky130_fd_sc_hd__a211oi_1 instances: 42 + Class: sky130_fd_sc_hd__a211oi_2 instances: 11 + Class: sky130_fd_sc_hd__a211oi_4 instances: 6 + Class: sky130_fd_sc_hd__or4b_1 instances: 168 + Class: sky130_fd_sc_hd__or4b_2 instances: 21 + Class: sky130_fd_sc_hd__or4b_4 instances: 35 + Class: sky130_fd_pr__diode_pw2nd_05v5 instances: 8642 + Class: sky130_fd_sc_hd__o22a_4 instances: 3 + Class: sky130_fd_sc_hd__xnor2_4 instances: 5 + Class: sky130_fd_sc_hd__nor3b_4 instances: 2 + Class: sky130_fd_sc_hd__o21bai_2 instances: 5 + Class: sky130_fd_sc_hd__o21bai_4 instances: 2 + Class: sky130_fd_sc_hd__o211a_4 instances: 5 + Class: sky130_fd_pr__res_generic_po instances: 13 + Class: sky130_fd_sc_hd__a311oi_1 instances: 29 + Class: sky130_fd_sc_hd__a311oi_4 instances: 29 + Class: sky130_fd_sc_hd__o2111a_4 instances: 1 + Class: sky130_fd_sc_hd__or3b_1 instances: 156 + Class: sky130_fd_sc_hd__or3b_2 instances: 11 + Class: sky130_fd_sc_hd__or3b_4 instances: 24 + Class: sky130_fd_sc_hd__or4bb_1 instances: 9 + Class: sky130_fd_sc_hd__or4bb_2 instances: 1 + Class: sky130_fd_sc_hd__or4bb_4 instances: 10 + Class: sky130_fd_sc_hd__a32o_4 instances: 8 + Class: RAM128 instances: 1 + Class: sky130_fd_sc_hd__o41a_2 instances: 9 + Class: sky130_fd_sc_hd__o41a_4 instances: 11 + Class: sky130_fd_sc_hd__a22o_4 instances: 47 + Class: sky130_fd_sc_hd__o2bb2a_4 instances: 4 + Class: sky130_fd_sc_hd__o41ai_1 instances: 5 + Class: sky130_fd_sc_hd__o41ai_4 instances: 2 + Class: sky130_fd_sc_hd__a41oi_2 instances: 2 + Class: sky130_fd_sc_hd__a41oi_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_2 instances: 6 + Class: sky130_fd_sc_hd__o311a_4 instances: 2 + Class: sky130_fd_sc_hd__o22ai_1 instances: 6 + Class: sky130_fd_sc_hd__o22ai_2 instances: 1 + Class: sky130_fd_sc_hd__o22ai_4 instances: 8 + Class: sky130_fd_sc_hd__a22oi_1 instances: 24 + Class: sky130_fd_sc_hd__a22oi_2 instances: 8 + Class: sky130_fd_sc_hd__a22oi_4 instances: 22 + Class: sky130_fd_sc_hd__a311o_2 instances: 6 + Class: sky130_fd_sc_hd__a311o_4 instances: 5 + Class: sky130_fd_sc_hd__o211ai_1 instances: 17 + Class: sky130_fd_sc_hd__o211ai_2 instances: 8 + Class: sky130_fd_sc_hd__clkinv_16 instances: 6 + Class: sky130_fd_sc_hd__and4bb_4 instances: 14 +Circuit contains 120860 nets, and 3 disconnected pins. + +Circuit 1 contains 240761 devices, Circuit 2 contains 240761 devices. +Circuit 1 contains 120851 nets, Circuit 2 contains 120851 nets. + +No more changes can be made to series/parallel networks. +No more changes can be made to series/parallel networks. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 12 parallel devices. +Combined 12 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 12 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 12 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 3 parallel devices. +Combined 4 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 3 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 2 parallel devices. +Combined 2 parallel devices. +Combined 12 parallel devices. +Combined 12 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 8 parallel devices. +Combined 12 parallel devices. +Combined 8 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 8 parallel devices. +Combined 12 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 12 parallel devices. +Combined 4 parallel devices. +Combined 6 parallel devices. +Combined 6 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 4 parallel devices. +Combined 12 parallel devices. +Combined 12 parallel devices. + +Contents of circuit 1: Circuit: 'simple_por' +Circuit simple_por contains 64 device instances. + Class: sky130_fd_pr__cap_mim_m3_1 instances: 1 + Class: sky130_fd_pr__cap_mim_m3_2 instances: 1 + Class: QJ_sky130_fd_sc_hvl__buf_8 instances: 2 + Class: QJ_sky130_fd_sc_hvl__schmittbuf_1 instances: 1 + Class: QJ_sky130_fd_sc_hvl__inv_8 instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 9 + Class: sky130_fd_pr__res_xhigh_po instances: 28 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 21 +Circuit contains 41 nets. +Contents of circuit 2: Circuit: 'simple_por' +Circuit simple_por contains 20 device instances. + Class: sky130_fd_pr__cap_mim_m3_1 instances: 1 + Class: sky130_fd_pr__cap_mim_m3_2 instances: 1 + Class: sky130_fd_sc_hvl__buf_8 instances: 2 + Class: sky130_fd_sc_hvl__schmittbuf_1 instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_sc_hvl__inv_8 instances: 1 + Class: sky130_fd_pr__res_xhigh_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 17 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'simple_por' +Circuit simple_por contains 20 device instances. + Class: sky130_fd_pr__cap_mim_m3_1 instances: 1 + Class: sky130_fd_pr__cap_mim_m3_2 instances: 1 + Class: QJ_sky130_fd_sc_hvl__buf_8 instances: 2 + Class: QJ_sky130_fd_sc_hvl__schmittbuf_1 instances: 1 + Class: QJ_sky130_fd_sc_hvl__inv_8 instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_pr__res_xhigh_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 17 nets. +Contents of circuit 2: Circuit: 'simple_por' +Circuit simple_por contains 20 device instances. + Class: sky130_fd_pr__cap_mim_m3_1 instances: 1 + Class: sky130_fd_pr__cap_mim_m3_2 instances: 1 + Class: sky130_fd_sc_hvl__buf_8 instances: 2 + Class: sky130_fd_sc_hvl__schmittbuf_1 instances: 1 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 3 + Class: sky130_fd_sc_hvl__inv_8 instances: 1 + Class: sky130_fd_pr__res_xhigh_po instances: 3 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 8 +Circuit contains 17 nets. + +Circuit 1 contains 20 devices, Circuit 2 contains 20 devices. +Circuit 1 contains 17 nets, Circuit 2 contains 17 nets. + +Combined 20 series devices. +Combined 6 series devices. +Combined 7 parallel devices. +Combined 7 parallel devices. +Combined 8 parallel devices. + +Contents of circuit 1: Circuit: 'caravel_clocking' +Circuit caravel_clocking contains 835 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 1 + Class: sky130_fd_sc_hd__a31o_1 instances: 2 + Class: sky130_fd_sc_hd__a21o_1 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 22 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 7 + Class: sky130_fd_sc_hd__o31ai_1 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 2 + Class: sky130_fd_sc_hd__buf_2 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 10 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 2 + Class: sky130_fd_sc_hd__dfstp_1 instances: 17 + Class: sky130_fd_sc_hd__dfstp_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 80 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 17 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 2 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 8 + Class: sky130_fd_sc_hd__inv_4 instances: 9 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 8 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 4 + Class: sky130_fd_sc_hd__nand3_1 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_12 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 4 + Class: sky130_fd_sc_hd__clkinv_4 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 146 + Class: sky130_fd_sc_hd__decap_4 instances: 120 + Class: sky130_fd_sc_hd__decap_6 instances: 42 + Class: sky130_fd_sc_hd__decap_8 instances: 72 + Class: sky130_fd_sc_hd__nand2_1 instances: 10 + Class: sky130_fd_sc_hd__nand3b_1 instances: 4 + Class: sky130_fd_sc_hd__mux2_1 instances: 52 + Class: sky130_fd_sc_hd__nand4bb_1 instances: 2 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 8 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 4 + Class: sky130_fd_sc_hd__nor4_1 instances: 2 + Class: sky130_fd_sc_hd__o22a_1 instances: 2 + Class: sky130_fd_sc_hd__xnor2_1 instances: 10 + Class: sky130_fd_sc_hd__nor3b_2 instances: 2 + Class: sky130_fd_sc_hd__o21bai_1 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 14 + Class: sky130_fd_sc_hd__nand2b_2 instances: 2 + Class: sky130_fd_sc_hd__diode_2 instances: 61 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 6 + Class: sky130_fd_sc_hd__nor3_2 instances: 2 + Class: sky130_fd_sc_hd__o31a_1 instances: 2 + Class: sky130_fd_sc_hd__o21a_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__a41oi_1 instances: 2 + Class: sky130_fd_sc_hd__o21ai_1 instances: 18 + Class: sky130_fd_sc_hd__o21ai_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_1 instances: 4 + Class: sky130_fd_sc_hd__o211ai_4 instances: 2 + Class: sky130_fd_sc_hd__nor2_1 instances: 13 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 329 nets. +Contents of circuit 2: Circuit: 'caravel_clocking' +Circuit caravel_clocking contains 835 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 1 + Class: sky130_fd_sc_hd__a31o_1 instances: 2 + Class: sky130_fd_sc_hd__a21o_1 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 22 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 7 + Class: sky130_fd_sc_hd__o31ai_1 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 2 + Class: sky130_fd_sc_hd__buf_2 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 10 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 2 + Class: sky130_fd_sc_hd__dfstp_1 instances: 17 + Class: sky130_fd_sc_hd__dfstp_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 80 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 17 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 2 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 8 + Class: sky130_fd_sc_hd__inv_4 instances: 9 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 8 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 4 + Class: sky130_fd_sc_hd__nand3_1 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_12 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 4 + Class: sky130_fd_sc_hd__clkinv_4 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 146 + Class: sky130_fd_sc_hd__decap_4 instances: 120 + Class: sky130_fd_sc_hd__decap_6 instances: 42 + Class: sky130_fd_sc_hd__decap_8 instances: 72 + Class: sky130_fd_sc_hd__nand2_1 instances: 10 + Class: sky130_fd_sc_hd__nand3b_1 instances: 4 + Class: sky130_fd_sc_hd__mux2_1 instances: 52 + Class: sky130_fd_sc_hd__nand4bb_1 instances: 2 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 8 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 4 + Class: sky130_fd_sc_hd__nor4_1 instances: 2 + Class: sky130_fd_sc_hd__o22a_1 instances: 2 + Class: sky130_fd_sc_hd__xnor2_1 instances: 10 + Class: sky130_fd_sc_hd__nor3b_2 instances: 2 + Class: sky130_fd_sc_hd__o21bai_1 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 14 + Class: sky130_fd_sc_hd__nand2b_2 instances: 2 + Class: sky130_fd_sc_hd__diode_2 instances: 61 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 6 + Class: sky130_fd_sc_hd__nor3_2 instances: 2 + Class: sky130_fd_sc_hd__o31a_1 instances: 2 + Class: sky130_fd_sc_hd__o21a_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__a41oi_1 instances: 2 + Class: sky130_fd_sc_hd__o21ai_1 instances: 18 + Class: sky130_fd_sc_hd__o21ai_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_1 instances: 4 + Class: sky130_fd_sc_hd__o211ai_4 instances: 2 + Class: sky130_fd_sc_hd__nor2_1 instances: 13 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 329 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'caravel_clocking' +Circuit caravel_clocking contains 336 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 1 + Class: sky130_fd_sc_hd__a31o_1 instances: 2 + Class: sky130_fd_sc_hd__a21o_1 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 22 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 7 + Class: sky130_fd_sc_hd__o31ai_1 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 2 + Class: sky130_fd_sc_hd__buf_2 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 10 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 2 + Class: sky130_fd_sc_hd__dfstp_1 instances: 17 + Class: sky130_fd_sc_hd__dfstp_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 17 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 2 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 8 + Class: sky130_fd_sc_hd__inv_4 instances: 9 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 8 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 4 + Class: sky130_fd_sc_hd__nand3_1 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_12 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 4 + Class: sky130_fd_sc_hd__clkinv_4 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 10 + Class: sky130_fd_sc_hd__nand3b_1 instances: 4 + Class: sky130_fd_sc_hd__mux2_1 instances: 52 + Class: sky130_fd_sc_hd__nand4bb_1 instances: 2 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 8 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 4 + Class: sky130_fd_sc_hd__nor4_1 instances: 2 + Class: sky130_fd_sc_hd__o22a_1 instances: 2 + Class: sky130_fd_sc_hd__xnor2_1 instances: 10 + Class: sky130_fd_sc_hd__nor3b_2 instances: 2 + Class: sky130_fd_sc_hd__o21bai_1 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 14 + Class: sky130_fd_sc_hd__nand2b_2 instances: 2 + Class: sky130_fd_sc_hd__diode_2 instances: 17 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 6 + Class: sky130_fd_sc_hd__nor3_2 instances: 2 + Class: sky130_fd_sc_hd__o31a_1 instances: 2 + Class: sky130_fd_sc_hd__o21a_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__a41oi_1 instances: 2 + Class: sky130_fd_sc_hd__o21ai_1 instances: 18 + Class: sky130_fd_sc_hd__o21ai_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_1 instances: 4 + Class: sky130_fd_sc_hd__o211ai_4 instances: 2 + Class: sky130_fd_sc_hd__nor2_1 instances: 13 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 329 nets. +Contents of circuit 2: Circuit: 'caravel_clocking' +Circuit caravel_clocking contains 336 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__o2111ai_2 instances: 1 + Class: sky130_fd_sc_hd__a31o_1 instances: 2 + Class: sky130_fd_sc_hd__a21o_1 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 22 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 7 + Class: sky130_fd_sc_hd__o31ai_1 instances: 2 + Class: sky130_fd_sc_hd__o31ai_2 instances: 2 + Class: sky130_fd_sc_hd__buf_2 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 10 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 2 + Class: sky130_fd_sc_hd__dfstp_1 instances: 17 + Class: sky130_fd_sc_hd__dfstp_2 instances: 4 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 17 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 2 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 8 + Class: sky130_fd_sc_hd__inv_4 instances: 9 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 8 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 2 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 4 + Class: sky130_fd_sc_hd__nand3_1 instances: 2 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__buf_12 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 4 + Class: sky130_fd_sc_hd__clkinv_4 instances: 5 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 10 + Class: sky130_fd_sc_hd__nand3b_1 instances: 4 + Class: sky130_fd_sc_hd__mux2_1 instances: 52 + Class: sky130_fd_sc_hd__nand4bb_1 instances: 2 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 8 + Class: sky130_fd_sc_hd__o2bb2ai_1 instances: 2 + Class: sky130_fd_sc_hd__and2_1 instances: 4 + Class: sky130_fd_sc_hd__nor4_1 instances: 2 + Class: sky130_fd_sc_hd__o22a_1 instances: 2 + Class: sky130_fd_sc_hd__xnor2_1 instances: 10 + Class: sky130_fd_sc_hd__nor3b_2 instances: 2 + Class: sky130_fd_sc_hd__o21bai_1 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 14 + Class: sky130_fd_sc_hd__nand2b_2 instances: 2 + Class: sky130_fd_sc_hd__diode_2 instances: 17 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 1 + Class: sky130_fd_sc_hd__nor3_1 instances: 6 + Class: sky130_fd_sc_hd__nor3_2 instances: 2 + Class: sky130_fd_sc_hd__o31a_1 instances: 2 + Class: sky130_fd_sc_hd__o21a_1 instances: 5 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__a41oi_1 instances: 2 + Class: sky130_fd_sc_hd__o21ai_1 instances: 18 + Class: sky130_fd_sc_hd__o21ai_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_1 instances: 4 + Class: sky130_fd_sc_hd__o211ai_4 instances: 2 + Class: sky130_fd_sc_hd__nor2_1 instances: 13 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 329 nets. + +Circuit 1 contains 336 devices, Circuit 2 contains 336 devices. +Circuit 1 contains 329 nets, Circuit 2 contains 329 nets. + + +Contents of circuit 1: Circuit: 'gpio_defaults_block_1803' +Circuit gpio_defaults_block_1803 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_1803' +Circuit gpio_defaults_block_1803 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_defaults_block_1803' +Circuit gpio_defaults_block_1803 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_1803' +Circuit gpio_defaults_block_1803 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. + +Circuit 1 contains 17 devices, Circuit 2 contains 17 devices. +Circuit 1 contains 28 nets, Circuit 2 contains 28 nets. + + +Contents of circuit 1: Circuit: 'spare_logic_block' +Circuit spare_logic_block contains 143 device instances. + Class: sky130_fd_sc_hd__dfbbp_1 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 4 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 27 + Class: sky130_fd_sc_hd__decap_3 instances: 30 + Class: sky130_fd_sc_hd__decap_4 instances: 27 + Class: sky130_fd_sc_hd__decap_6 instances: 10 + Class: sky130_fd_sc_hd__decap_8 instances: 12 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 2 + Class: sky130_fd_sc_hd__decap_12 instances: 24 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 71 nets. +Contents of circuit 2: Circuit: 'spare_logic_block' +Circuit spare_logic_block contains 143 device instances. + Class: sky130_fd_sc_hd__dfbbp_1 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 4 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 27 + Class: sky130_fd_sc_hd__decap_3 instances: 30 + Class: sky130_fd_sc_hd__decap_4 instances: 27 + Class: sky130_fd_sc_hd__decap_6 instances: 10 + Class: sky130_fd_sc_hd__decap_8 instances: 12 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 2 + Class: sky130_fd_sc_hd__decap_12 instances: 24 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 71 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'spare_logic_block' +Circuit spare_logic_block contains 45 device instances. + Class: sky130_fd_sc_hd__dfbbp_1 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 4 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 27 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 2 + Class: sky130_fd_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 71 nets. +Contents of circuit 2: Circuit: 'spare_logic_block' +Circuit spare_logic_block contains 45 device instances. + Class: sky130_fd_sc_hd__dfbbp_1 instances: 2 + Class: sky130_fd_sc_hd__inv_2 instances: 4 + Class: sky130_fd_sc_hd__inv_8 instances: 1 + Class: sky130_fd_sc_hd__conb_1 instances: 27 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_2 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 2 + Class: sky130_fd_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__nor2_2 instances: 2 +Circuit contains 71 nets. + +Circuit 1 contains 45 devices, Circuit 2 contains 45 devices. +Circuit 1 contains 71 nets, Circuit 2 contains 71 nets. + + +Contents of circuit 1: Circuit: 'user_id_programming' +Circuit user_id_programming contains 91 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__decap_3 instances: 24 + Class: sky130_fd_sc_hd__decap_4 instances: 8 + Class: sky130_fd_sc_hd__decap_6 instances: 8 + Class: sky130_fd_sc_hd__decap_8 instances: 7 + Class: sky130_fd_sc_hd__decap_12 instances: 12 +Circuit contains 66 nets. +Contents of circuit 2: Circuit: 'user_id_programming' +Circuit user_id_programming contains 91 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__decap_3 instances: 24 + Class: sky130_fd_sc_hd__decap_4 instances: 8 + Class: sky130_fd_sc_hd__decap_6 instances: 8 + Class: sky130_fd_sc_hd__decap_8 instances: 7 + Class: sky130_fd_sc_hd__decap_12 instances: 12 +Circuit contains 66 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'user_id_programming' +Circuit user_id_programming contains 37 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 66 nets. +Contents of circuit 2: Circuit: 'user_id_programming' +Circuit user_id_programming contains 37 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 32 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 66 nets. + +Circuit 1 contains 37 devices, Circuit 2 contains 37 devices. +Circuit 1 contains 66 nets, Circuit 2 contains 66 nets. + + +Contents of circuit 1: Circuit: 'gpio_defaults_block_0801' +Circuit gpio_defaults_block_0801 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_0801' +Circuit gpio_defaults_block_0801 contains 32 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 7 + Class: sky130_fd_sc_hd__decap_4 instances: 3 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 8 +Circuit contains 28 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_defaults_block_0801' +Circuit gpio_defaults_block_0801 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. +Contents of circuit 2: Circuit: 'gpio_defaults_block_0801' +Circuit gpio_defaults_block_0801 contains 17 device instances. + Class: sky130_fd_sc_hd__conb_1 instances: 13 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_12 instances: 1 +Circuit contains 28 nets. + +Circuit 1 contains 17 devices, Circuit 2 contains 17 devices. +Circuit 1 contains 28 nets, Circuit 2 contains 28 nets. + + +Contents of circuit 1: Circuit: 'xres_buf' +Circuit xres_buf contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_sc_hvl__diode_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_sc_hvl__decap_4 instances: 2 + Class: sky130_fd_sc_hvl__decap_8 instances: 5 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 9 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'xres_buf' +Circuit xres_buf contains 18 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_sc_hvl__diode_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_sc_hvl__decap_4 instances: 2 + Class: sky130_fd_sc_hvl__decap_8 instances: 5 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 9 nets, and 1 disconnected pin. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'xres_buf' +Circuit xres_buf contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_sc_hvl__diode_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_sc_hvl__decap_4 instances: 1 + Class: sky130_fd_sc_hvl__decap_8 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 9 nets, and 1 disconnected pin. +Contents of circuit 2: Circuit: 'xres_buf' +Circuit xres_buf contains 13 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1 + Class: sky130_fd_sc_hvl__diode_2 instances: 1 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 3 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 4 + Class: sky130_fd_sc_hvl__decap_4 instances: 1 + Class: sky130_fd_sc_hvl__decap_8 instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 2 +Circuit contains 9 nets, and 1 disconnected pin. + +Circuit 1 contains 13 devices, Circuit 2 contains 13 devices. +Circuit 1 contains 9 nets, Circuit 2 contains 9 nets. + + +Contents of circuit 1: Circuit: 'gpio_signal_buffering' +Circuit gpio_signal_buffering contains 297 device instances. + Class: sky130_fd_sc_hd__buf_8 instances: 196 + Class: sky130_ef_sc_hd__decap_12 instances: 101 +Circuit contains 272 nets. +Contents of circuit 2: Circuit: 'gpio_signal_buffering' +Circuit gpio_signal_buffering contains 297 device instances. + Class: sky130_fd_sc_hd__buf_8 instances: 196 + Class: sky130_ef_sc_hd__decap_12 instances: 101 +Circuit contains 263 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'gpio_signal_buffering' +Circuit gpio_signal_buffering contains 206 device instances. + Class: sky130_fd_sc_hd__buf_8 instances: 196 + Class: sky130_ef_sc_hd__decap_12 instances: 10 +Circuit contains 272 nets. +Contents of circuit 2: Circuit: 'gpio_signal_buffering' +Circuit gpio_signal_buffering contains 197 device instances. + Class: sky130_fd_sc_hd__buf_8 instances: 196 + Class: sky130_ef_sc_hd__decap_12 instances: 1 +Circuit contains 263 nets. + +Circuit 1 contains 206 devices, Circuit 2 contains 197 devices. *** MISMATCH *** +Circuit 1 contains 272 nets, Circuit 2 contains 263 nets. *** MISMATCH *** + + Flattening non-matched subcircuits gpio_signal_buffering gpio_signal_buffering + +Flattening instances of gpio_signal_buffering in file /home/tim/gits/caravel/spi/lvs/caravel.spice +Flattening instances of gpio_signal_buffering in file /home/tim/gits/caravel/verilog/gl/spare_logic_block.v + +Contents of circuit 1: Circuit: 'mgmt_protect' +Circuit mgmt_protect contains 26793 device instances. + Class: sky130_fd_sc_hd__bufbuf_8 instances: 4 + Class: sky130_fd_sc_hd__buf_4 instances: 85 + Class: sky130_fd_sc_hd__buf_6 instances: 1432 + Class: sky130_fd_sc_hd__buf_8 instances: 559 + Class: sky130_fd_sc_hd__and3b_1 instances: 5 + Class: sky130_fd_sc_hd__and3b_2 instances: 21 + Class: sky130_fd_sc_hd__and3b_4 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 11094 + Class: sky130_fd_sc_hd__inv_2 instances: 58 + Class: sky130_fd_sc_hd__inv_4 instances: 3 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 220 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 12 + Class: mprj_logic_high instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 35 + Class: sky130_fd_sc_hd__clkinv_8 instances: 19 + Class: sky130_fd_sc_hd__decap_3 instances: 1426 + Class: sky130_fd_sc_hd__decap_4 instances: 3566 + Class: sky130_fd_sc_hd__decap_6 instances: 2892 + Class: sky130_fd_sc_hd__decap_8 instances: 1120 + Class: sky130_fd_sc_hd__nand2_1 instances: 13 + Class: sky130_fd_sc_hd__nand2_2 instances: 34 + Class: sky130_fd_sc_hd__nand2_4 instances: 66 + Class: sky130_fd_sc_hd__nand2_8 instances: 51 + Class: sky130_fd_sc_hd__and2_1 instances: 21 + Class: sky130_fd_sc_hd__and2_2 instances: 101 + Class: sky130_fd_sc_hd__and2_4 instances: 211 + Class: sky130_fd_sc_hd__inv_12 instances: 5 + Class: mgmt_protect_hv instances: 1 + Class: sky130_fd_sc_hd__diode_2 instances: 3590 + Class: mprj2_logic_high instances: 1 +Circuit contains 4204 nets. +Contents of circuit 2: Circuit: 'mgmt_protect' +Circuit mgmt_protect contains 26793 device instances. + Class: sky130_fd_sc_hd__bufbuf_8 instances: 4 + Class: sky130_fd_sc_hd__buf_4 instances: 85 + Class: sky130_fd_sc_hd__buf_6 instances: 1432 + Class: sky130_fd_sc_hd__buf_8 instances: 559 + Class: sky130_fd_sc_hd__and3b_1 instances: 5 + Class: sky130_fd_sc_hd__and3b_2 instances: 21 + Class: sky130_fd_sc_hd__and3b_4 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 11094 + Class: sky130_fd_sc_hd__inv_2 instances: 58 + Class: sky130_fd_sc_hd__inv_4 instances: 3 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 220 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 12 + Class: mprj_logic_high instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 35 + Class: sky130_fd_sc_hd__clkinv_8 instances: 19 + Class: sky130_fd_sc_hd__decap_3 instances: 1426 + Class: sky130_fd_sc_hd__decap_4 instances: 3566 + Class: sky130_fd_sc_hd__decap_6 instances: 2892 + Class: sky130_fd_sc_hd__decap_8 instances: 1120 + Class: sky130_fd_sc_hd__nand2_1 instances: 13 + Class: sky130_fd_sc_hd__nand2_2 instances: 34 + Class: sky130_fd_sc_hd__nand2_4 instances: 66 + Class: sky130_fd_sc_hd__nand2_8 instances: 51 + Class: sky130_fd_sc_hd__and2_1 instances: 21 + Class: sky130_fd_sc_hd__and2_2 instances: 101 + Class: sky130_fd_sc_hd__and2_4 instances: 211 + Class: sky130_fd_sc_hd__inv_12 instances: 5 + Class: mgmt_protect_hv instances: 1 + Class: sky130_fd_sc_hd__diode_2 instances: 3590 + Class: mprj2_logic_high instances: 1 +Circuit contains 4204 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'mgmt_protect' +Circuit mgmt_protect contains 6291 device instances. + Class: sky130_fd_sc_hd__bufbuf_8 instances: 4 + Class: sky130_fd_sc_hd__buf_4 instances: 85 + Class: sky130_fd_sc_hd__buf_6 instances: 1432 + Class: sky130_fd_sc_hd__buf_8 instances: 559 + Class: sky130_fd_sc_hd__and3b_1 instances: 5 + Class: sky130_fd_sc_hd__and3b_2 instances: 21 + Class: sky130_fd_sc_hd__and3b_4 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 58 + Class: sky130_fd_sc_hd__inv_4 instances: 3 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 220 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 12 + Class: mprj_logic_high instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 35 + Class: sky130_fd_sc_hd__clkinv_8 instances: 19 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 13 + Class: sky130_fd_sc_hd__nand2_2 instances: 34 + Class: sky130_fd_sc_hd__nand2_4 instances: 66 + Class: sky130_fd_sc_hd__nand2_8 instances: 51 + Class: sky130_fd_sc_hd__and2_1 instances: 21 + Class: sky130_fd_sc_hd__and2_2 instances: 101 + Class: sky130_fd_sc_hd__and2_4 instances: 211 + Class: sky130_fd_sc_hd__inv_12 instances: 5 + Class: mgmt_protect_hv instances: 1 + Class: sky130_fd_sc_hd__diode_2 instances: 3181 + Class: mprj2_logic_high instances: 1 +Circuit contains 4204 nets. +Contents of circuit 2: Circuit: 'mgmt_protect' +Circuit mgmt_protect contains 6291 device instances. + Class: sky130_fd_sc_hd__bufbuf_8 instances: 4 + Class: sky130_fd_sc_hd__buf_4 instances: 85 + Class: sky130_fd_sc_hd__buf_6 instances: 1432 + Class: sky130_fd_sc_hd__buf_8 instances: 559 + Class: sky130_fd_sc_hd__and3b_1 instances: 5 + Class: sky130_fd_sc_hd__and3b_2 instances: 21 + Class: sky130_fd_sc_hd__and3b_4 instances: 102 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 58 + Class: sky130_fd_sc_hd__inv_4 instances: 3 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 220 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 12 + Class: mprj_logic_high instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 44 + Class: sky130_fd_sc_hd__clkinv_4 instances: 35 + Class: sky130_fd_sc_hd__clkinv_8 instances: 19 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__nand2_1 instances: 13 + Class: sky130_fd_sc_hd__nand2_2 instances: 34 + Class: sky130_fd_sc_hd__nand2_4 instances: 66 + Class: sky130_fd_sc_hd__nand2_8 instances: 51 + Class: sky130_fd_sc_hd__and2_1 instances: 21 + Class: sky130_fd_sc_hd__and2_2 instances: 101 + Class: sky130_fd_sc_hd__and2_4 instances: 211 + Class: sky130_fd_sc_hd__inv_12 instances: 5 + Class: mgmt_protect_hv instances: 1 + Class: sky130_fd_sc_hd__diode_2 instances: 3181 + Class: mprj2_logic_high instances: 1 +Circuit contains 4204 nets. + +Circuit 1 contains 6291 devices, Circuit 2 contains 6291 devices. +Circuit 1 contains 4204 nets, Circuit 2 contains 4204 nets. + + +Contents of circuit 1: Circuit: 'housekeeping' +Circuit housekeeping contains 17125 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__a41o_1 instances: 3 + Class: sky130_fd_sc_hd__a31o_1 instances: 29 + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_1 instances: 48 + Class: sky130_fd_sc_hd__a21o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 100 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 32 + Class: sky130_fd_sc_hd__o31ai_1 instances: 1 + Class: sky130_fd_sc_hd__a31oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand4_1 instances: 9 + Class: sky130_fd_sc_hd__a31oi_4 instances: 1 + Class: sky130_fd_sc_hd__nand4_2 instances: 3 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__buf_4 instances: 14 + Class: sky130_fd_sc_hd__buf_6 instances: 56 + Class: sky130_fd_sc_hd__buf_8 instances: 52 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 4 + Class: sky130_fd_sc_hd__and3b_1 instances: 8 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 17 + Class: sky130_fd_sc_hd__xor2_1 instances: 1 + Class: sky130_fd_sc_hd__dfstp_1 instances: 70 + Class: sky130_fd_sc_hd__dfstp_2 instances: 71 + Class: sky130_fd_sc_hd__dfstp_4 instances: 15 + Class: sky130_ef_sc_hd__decap_12 instances: 3536 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 256 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 121 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 196 + Class: sky130_fd_sc_hd__and4_1 instances: 58 + Class: sky130_fd_sc_hd__and4_2 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 84 + Class: sky130_fd_sc_hd__inv_6 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 125 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 35 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 15 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 42 + Class: sky130_fd_sc_hd__nand3_1 instances: 17 + Class: sky130_fd_sc_hd__nand3_2 instances: 10 + Class: sky130_fd_sc_hd__nand3_4 instances: 8 + Class: sky130_fd_sc_hd__o21ba_1 instances: 7 + Class: sky130_fd_sc_hd__and2b_1 instances: 10 + Class: sky130_fd_sc_hd__and2b_2 instances: 10 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 13 + Class: sky130_fd_sc_hd__a21boi_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_4 instances: 2 + Class: sky130_fd_sc_hd__buf_12 instances: 231 + Class: sky130_fd_sc_hd__a21bo_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_1 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 9 + Class: sky130_fd_sc_hd__and3_1 instances: 83 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__and3_4 instances: 57 + Class: sky130_fd_sc_hd__a2111o_1 instances: 16 + Class: sky130_fd_sc_hd__a2111o_2 instances: 5 + Class: sky130_fd_sc_hd__a2111o_4 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1106 + Class: sky130_fd_sc_hd__decap_4 instances: 3025 + Class: sky130_fd_sc_hd__decap_6 instances: 1323 + Class: sky130_fd_sc_hd__decap_8 instances: 1671 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 1544 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_1 instances: 99 + Class: sky130_fd_sc_hd__nand2_2 instances: 19 + Class: sky130_fd_sc_hd__nand2_4 instances: 28 + Class: sky130_fd_sc_hd__nand2_8 instances: 46 + Class: sky130_fd_sc_hd__mux2_1 instances: 757 + Class: sky130_fd_sc_hd__nand3b_4 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 16 + Class: sky130_fd_sc_hd__mux2_4 instances: 6 + Class: sky130_fd_sc_hd__mux2_8 instances: 9 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 9 + Class: sky130_fd_sc_hd__and2_1 instances: 90 + Class: sky130_fd_sc_hd__and2_2 instances: 66 + Class: sky130_fd_sc_hd__and2_4 instances: 53 + Class: sky130_fd_sc_hd__nor4_1 instances: 50 + Class: sky130_fd_sc_hd__nor4_2 instances: 2 + Class: sky130_fd_sc_hd__nor4_4 instances: 3 + Class: sky130_fd_sc_hd__o32a_1 instances: 13 + Class: sky130_fd_sc_hd__o22a_1 instances: 57 + Class: sky130_fd_sc_hd__xnor2_1 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 2 + Class: sky130_fd_sc_hd__nor3b_1 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 41 + Class: sky130_fd_sc_hd__o221a_4 instances: 3 + Class: sky130_fd_sc_hd__o211a_1 instances: 43 + Class: sky130_fd_sc_hd__o211a_2 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 18 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 207 + Class: sky130_fd_sc_hd__a311oi_2 instances: 1 + Class: sky130_fd_sc_hd__a221o_1 instances: 333 + Class: sky130_fd_sc_hd__a221o_2 instances: 24 + Class: sky130_fd_sc_hd__a221o_4 instances: 1 + Class: sky130_fd_sc_hd__a211o_1 instances: 50 + Class: sky130_fd_sc_hd__a211o_2 instances: 2 + Class: sky130_fd_sc_hd__a211o_4 instances: 1 + Class: sky130_fd_sc_hd__o2111a_1 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 17 + Class: sky130_fd_sc_hd__nor3_1 instances: 24 + Class: sky130_fd_sc_hd__nor3_2 instances: 6 + Class: sky130_fd_sc_hd__nor3_4 instances: 2 + Class: sky130_fd_sc_hd__a32o_1 instances: 11 + Class: sky130_fd_sc_hd__o41a_1 instances: 5 + Class: sky130_fd_sc_hd__a22o_1 instances: 375 + Class: sky130_fd_sc_hd__a22o_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_1 instances: 4 + Class: sky130_fd_sc_hd__o31a_2 instances: 1 + Class: sky130_fd_sc_hd__o31a_4 instances: 1 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 14 + Class: sky130_fd_sc_hd__o21a_1 instances: 32 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 17 + Class: sky130_fd_sc_hd__o21ai_1 instances: 14 + Class: sky130_fd_sc_hd__and4b_2 instances: 4 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__and4b_4 instances: 1 + Class: sky130_fd_sc_hd__a21oi_1 instances: 38 + Class: sky130_fd_sc_hd__a21oi_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_4 instances: 1 + Class: sky130_fd_sc_hd__a311o_1 instances: 3 + Class: sky130_fd_sc_hd__and4bb_1 instances: 5 + Class: sky130_fd_sc_hd__and4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor2_1 instances: 79 + Class: sky130_fd_sc_hd__nor2_2 instances: 23 + Class: sky130_fd_sc_hd__nor2_4 instances: 43 + Class: sky130_fd_sc_hd__nor2_8 instances: 76 +Circuit contains 6433 nets. +Contents of circuit 2: Circuit: 'housekeeping' +Circuit housekeeping contains 17125 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__a41o_1 instances: 3 + Class: sky130_fd_sc_hd__a31o_1 instances: 29 + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_1 instances: 48 + Class: sky130_fd_sc_hd__a21o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 100 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 32 + Class: sky130_fd_sc_hd__o31ai_1 instances: 1 + Class: sky130_fd_sc_hd__a31oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand4_1 instances: 9 + Class: sky130_fd_sc_hd__nand4_2 instances: 3 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__a31oi_4 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 14 + Class: sky130_fd_sc_hd__buf_6 instances: 56 + Class: sky130_fd_sc_hd__buf_8 instances: 52 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 4 + Class: sky130_fd_sc_hd__and3b_1 instances: 8 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 17 + Class: sky130_fd_sc_hd__xor2_1 instances: 1 + Class: sky130_fd_sc_hd__dfstp_1 instances: 70 + Class: sky130_fd_sc_hd__dfstp_2 instances: 71 + Class: sky130_ef_sc_hd__decap_12 instances: 3536 + Class: sky130_fd_sc_hd__dfstp_4 instances: 15 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 256 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 121 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 196 + Class: sky130_fd_sc_hd__and4_1 instances: 58 + Class: sky130_fd_sc_hd__and4_2 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 84 + Class: sky130_fd_sc_hd__inv_6 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 125 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 35 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 15 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 42 + Class: sky130_fd_sc_hd__nand3_1 instances: 17 + Class: sky130_fd_sc_hd__nand3_2 instances: 10 + Class: sky130_fd_sc_hd__nand3_4 instances: 8 + Class: sky130_fd_sc_hd__o21ba_1 instances: 7 + Class: sky130_fd_sc_hd__and2b_1 instances: 10 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 10 + Class: sky130_fd_sc_hd__and2b_4 instances: 13 + Class: sky130_fd_sc_hd__a21boi_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_4 instances: 2 + Class: sky130_fd_sc_hd__buf_12 instances: 231 + Class: sky130_fd_sc_hd__a21bo_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_1 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 9 + Class: sky130_fd_sc_hd__and3_1 instances: 83 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__and3_4 instances: 57 + Class: sky130_fd_sc_hd__a2111o_1 instances: 16 + Class: sky130_fd_sc_hd__a2111o_2 instances: 5 + Class: sky130_fd_sc_hd__a2111o_4 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1106 + Class: sky130_fd_sc_hd__decap_4 instances: 3025 + Class: sky130_fd_sc_hd__decap_6 instances: 1323 + Class: sky130_fd_sc_hd__decap_8 instances: 1671 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 1544 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_1 instances: 99 + Class: sky130_fd_sc_hd__nand2_2 instances: 19 + Class: sky130_fd_sc_hd__nand2_4 instances: 28 + Class: sky130_fd_sc_hd__nand2_8 instances: 46 + Class: sky130_fd_sc_hd__mux2_1 instances: 757 + Class: sky130_fd_sc_hd__nand3b_4 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 16 + Class: sky130_fd_sc_hd__mux2_4 instances: 6 + Class: sky130_fd_sc_hd__mux2_8 instances: 9 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 9 + Class: sky130_fd_sc_hd__and2_1 instances: 90 + Class: sky130_fd_sc_hd__and2_2 instances: 66 + Class: sky130_fd_sc_hd__and2_4 instances: 53 + Class: sky130_fd_sc_hd__nor4_1 instances: 50 + Class: sky130_fd_sc_hd__nor4_2 instances: 2 + Class: sky130_fd_sc_hd__nor4_4 instances: 3 + Class: sky130_fd_sc_hd__o32a_1 instances: 13 + Class: sky130_fd_sc_hd__o22a_1 instances: 57 + Class: sky130_fd_sc_hd__xnor2_1 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 2 + Class: sky130_fd_sc_hd__nor3b_1 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 41 + Class: sky130_fd_sc_hd__o221a_4 instances: 3 + Class: sky130_fd_sc_hd__o211a_1 instances: 43 + Class: sky130_fd_sc_hd__o211a_2 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 18 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 207 + Class: sky130_fd_sc_hd__a311oi_2 instances: 1 + Class: sky130_fd_sc_hd__a221o_1 instances: 333 + Class: sky130_fd_sc_hd__a221o_2 instances: 24 + Class: sky130_fd_sc_hd__a221o_4 instances: 1 + Class: sky130_fd_sc_hd__a211o_1 instances: 50 + Class: sky130_fd_sc_hd__a211o_2 instances: 2 + Class: sky130_fd_sc_hd__a211o_4 instances: 1 + Class: sky130_fd_sc_hd__o2111a_1 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 17 + Class: sky130_fd_sc_hd__nor3_1 instances: 24 + Class: sky130_fd_sc_hd__nor3_2 instances: 6 + Class: sky130_fd_sc_hd__nor3_4 instances: 2 + Class: sky130_fd_sc_hd__a32o_1 instances: 11 + Class: sky130_fd_sc_hd__o41a_1 instances: 5 + Class: sky130_fd_sc_hd__a22o_1 instances: 375 + Class: sky130_fd_sc_hd__a22o_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_1 instances: 4 + Class: sky130_fd_sc_hd__o31a_2 instances: 1 + Class: sky130_fd_sc_hd__o31a_4 instances: 1 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 14 + Class: sky130_fd_sc_hd__o21a_1 instances: 32 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 17 + Class: sky130_fd_sc_hd__o21ai_1 instances: 14 + Class: sky130_fd_sc_hd__and4b_2 instances: 4 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__and4b_4 instances: 1 + Class: sky130_fd_sc_hd__a21oi_1 instances: 38 + Class: sky130_fd_sc_hd__a21oi_2 instances: 2 + Class: sky130_fd_sc_hd__a311o_1 instances: 3 + Class: sky130_fd_sc_hd__a21oi_4 instances: 1 + Class: sky130_fd_sc_hd__and4bb_1 instances: 5 + Class: sky130_fd_sc_hd__and4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor2_1 instances: 79 + Class: sky130_fd_sc_hd__nor2_2 instances: 23 + Class: sky130_fd_sc_hd__nor2_4 instances: 43 + Class: sky130_fd_sc_hd__nor2_8 instances: 76 +Circuit contains 6433 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'housekeeping' +Circuit housekeeping contains 6397 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__a41o_1 instances: 3 + Class: sky130_fd_sc_hd__a31o_1 instances: 29 + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_1 instances: 48 + Class: sky130_fd_sc_hd__a21o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 100 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 32 + Class: sky130_fd_sc_hd__o31ai_1 instances: 1 + Class: sky130_fd_sc_hd__a31oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand4_1 instances: 9 + Class: sky130_fd_sc_hd__a31oi_4 instances: 1 + Class: sky130_fd_sc_hd__nand4_2 instances: 3 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__buf_4 instances: 14 + Class: sky130_fd_sc_hd__buf_6 instances: 56 + Class: sky130_fd_sc_hd__buf_8 instances: 52 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 4 + Class: sky130_fd_sc_hd__and3b_1 instances: 8 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 17 + Class: sky130_fd_sc_hd__xor2_1 instances: 1 + Class: sky130_fd_sc_hd__dfstp_1 instances: 70 + Class: sky130_fd_sc_hd__dfstp_2 instances: 71 + Class: sky130_fd_sc_hd__dfstp_4 instances: 15 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 256 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 121 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 196 + Class: sky130_fd_sc_hd__and4_1 instances: 58 + Class: sky130_fd_sc_hd__and4_2 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 84 + Class: sky130_fd_sc_hd__inv_6 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 125 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 35 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 15 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 42 + Class: sky130_fd_sc_hd__nand3_1 instances: 17 + Class: sky130_fd_sc_hd__nand3_2 instances: 10 + Class: sky130_fd_sc_hd__nand3_4 instances: 8 + Class: sky130_fd_sc_hd__o21ba_1 instances: 7 + Class: sky130_fd_sc_hd__and2b_1 instances: 10 + Class: sky130_fd_sc_hd__and2b_2 instances: 10 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_4 instances: 13 + Class: sky130_fd_sc_hd__a21boi_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_4 instances: 2 + Class: sky130_fd_sc_hd__buf_12 instances: 231 + Class: sky130_fd_sc_hd__a21bo_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_1 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 9 + Class: sky130_fd_sc_hd__and3_1 instances: 83 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__and3_4 instances: 57 + Class: sky130_fd_sc_hd__a2111o_1 instances: 16 + Class: sky130_fd_sc_hd__a2111o_2 instances: 5 + Class: sky130_fd_sc_hd__a2111o_4 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 1544 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_1 instances: 99 + Class: sky130_fd_sc_hd__nand2_2 instances: 19 + Class: sky130_fd_sc_hd__nand2_4 instances: 28 + Class: sky130_fd_sc_hd__nand2_8 instances: 46 + Class: sky130_fd_sc_hd__mux2_1 instances: 757 + Class: sky130_fd_sc_hd__nand3b_4 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 16 + Class: sky130_fd_sc_hd__mux2_4 instances: 6 + Class: sky130_fd_sc_hd__mux2_8 instances: 9 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 9 + Class: sky130_fd_sc_hd__and2_1 instances: 90 + Class: sky130_fd_sc_hd__and2_2 instances: 66 + Class: sky130_fd_sc_hd__and2_4 instances: 53 + Class: sky130_fd_sc_hd__nor4_1 instances: 50 + Class: sky130_fd_sc_hd__nor4_2 instances: 2 + Class: sky130_fd_sc_hd__nor4_4 instances: 3 + Class: sky130_fd_sc_hd__o32a_1 instances: 13 + Class: sky130_fd_sc_hd__o22a_1 instances: 57 + Class: sky130_fd_sc_hd__xnor2_1 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 2 + Class: sky130_fd_sc_hd__nor3b_1 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 41 + Class: sky130_fd_sc_hd__o221a_4 instances: 3 + Class: sky130_fd_sc_hd__o211a_1 instances: 43 + Class: sky130_fd_sc_hd__o211a_2 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 18 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 135 + Class: sky130_fd_sc_hd__a311oi_2 instances: 1 + Class: sky130_fd_sc_hd__a221o_1 instances: 333 + Class: sky130_fd_sc_hd__a221o_2 instances: 24 + Class: sky130_fd_sc_hd__a221o_4 instances: 1 + Class: sky130_fd_sc_hd__a211o_1 instances: 50 + Class: sky130_fd_sc_hd__a211o_2 instances: 2 + Class: sky130_fd_sc_hd__a211o_4 instances: 1 + Class: sky130_fd_sc_hd__o2111a_1 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 17 + Class: sky130_fd_sc_hd__nor3_1 instances: 24 + Class: sky130_fd_sc_hd__nor3_2 instances: 6 + Class: sky130_fd_sc_hd__nor3_4 instances: 2 + Class: sky130_fd_sc_hd__a32o_1 instances: 11 + Class: sky130_fd_sc_hd__o41a_1 instances: 5 + Class: sky130_fd_sc_hd__a22o_1 instances: 375 + Class: sky130_fd_sc_hd__a22o_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_1 instances: 4 + Class: sky130_fd_sc_hd__o31a_2 instances: 1 + Class: sky130_fd_sc_hd__o31a_4 instances: 1 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 14 + Class: sky130_fd_sc_hd__o21a_1 instances: 32 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 17 + Class: sky130_fd_sc_hd__o21ai_1 instances: 14 + Class: sky130_fd_sc_hd__and4b_2 instances: 4 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__and4b_4 instances: 1 + Class: sky130_fd_sc_hd__a21oi_1 instances: 38 + Class: sky130_fd_sc_hd__a21oi_2 instances: 2 + Class: sky130_fd_sc_hd__a21oi_4 instances: 1 + Class: sky130_fd_sc_hd__a311o_1 instances: 3 + Class: sky130_fd_sc_hd__and4bb_1 instances: 5 + Class: sky130_fd_sc_hd__and4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor2_1 instances: 79 + Class: sky130_fd_sc_hd__nor2_2 instances: 23 + Class: sky130_fd_sc_hd__nor2_4 instances: 43 + Class: sky130_fd_sc_hd__nor2_8 instances: 76 +Circuit contains 6433 nets. +Contents of circuit 2: Circuit: 'housekeeping' +Circuit housekeeping contains 6397 device instances. + Class: sky130_fd_sc_hd__o2111ai_1 instances: 1 + Class: sky130_fd_sc_hd__a41o_1 instances: 3 + Class: sky130_fd_sc_hd__a31o_1 instances: 29 + Class: sky130_fd_sc_hd__a31o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_1 instances: 48 + Class: sky130_fd_sc_hd__a21o_2 instances: 1 + Class: sky130_fd_sc_hd__a21o_4 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_16 instances: 100 + Class: sky130_fd_sc_hd__dfxtp_1 instances: 32 + Class: sky130_fd_sc_hd__o31ai_1 instances: 1 + Class: sky130_fd_sc_hd__a31oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand4_1 instances: 9 + Class: sky130_fd_sc_hd__nand4_2 instances: 3 + Class: sky130_fd_sc_hd__buf_2 instances: 16 + Class: sky130_fd_sc_hd__a31oi_4 instances: 1 + Class: sky130_fd_sc_hd__buf_4 instances: 14 + Class: sky130_fd_sc_hd__buf_6 instances: 56 + Class: sky130_fd_sc_hd__buf_8 instances: 52 + Class: sky130_fd_sc_hd__a2bb2o_1 instances: 4 + Class: sky130_fd_sc_hd__and3b_1 instances: 8 + Class: sky130_fd_sc_hd__and3b_2 instances: 3 + Class: sky130_fd_sc_hd__and3b_4 instances: 17 + Class: sky130_fd_sc_hd__xor2_1 instances: 1 + Class: sky130_fd_sc_hd__dfstp_1 instances: 70 + Class: sky130_fd_sc_hd__dfstp_2 instances: 71 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__dfstp_4 instances: 15 + Class: sky130_fd_sc_hd__dfrtp_1 instances: 256 + Class: sky130_fd_sc_hd__dfrtp_2 instances: 121 + Class: sky130_fd_sc_hd__dfrtp_4 instances: 196 + Class: sky130_fd_sc_hd__and4_1 instances: 58 + Class: sky130_fd_sc_hd__and4_2 instances: 1 + Class: sky130_fd_sc_hd__inv_2 instances: 84 + Class: sky130_fd_sc_hd__inv_6 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_1 instances: 125 + Class: sky130_fd_sc_hd__clkbuf_2 instances: 35 + Class: sky130_fd_sc_hd__clkbuf_4 instances: 15 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 42 + Class: sky130_fd_sc_hd__nand3_1 instances: 17 + Class: sky130_fd_sc_hd__nand3_2 instances: 10 + Class: sky130_fd_sc_hd__nand3_4 instances: 8 + Class: sky130_fd_sc_hd__o21ba_1 instances: 7 + Class: sky130_fd_sc_hd__and2b_1 instances: 10 + Class: sky130_fd_sc_hd__conb_1 instances: 1 + Class: sky130_fd_sc_hd__and2b_2 instances: 10 + Class: sky130_fd_sc_hd__and2b_4 instances: 13 + Class: sky130_fd_sc_hd__a21boi_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_1 instances: 3 + Class: sky130_fd_sc_hd__nand4b_4 instances: 2 + Class: sky130_fd_sc_hd__buf_12 instances: 231 + Class: sky130_fd_sc_hd__a21bo_1 instances: 6 + Class: sky130_fd_sc_hd__a221oi_1 instances: 1 + Class: sky130_fd_sc_hd__clkinv_2 instances: 9 + Class: sky130_fd_sc_hd__and3_1 instances: 83 + Class: sky130_fd_sc_hd__and3_2 instances: 6 + Class: sky130_fd_sc_hd__and3_4 instances: 57 + Class: sky130_fd_sc_hd__a2111o_1 instances: 16 + Class: sky130_fd_sc_hd__a2111o_2 instances: 5 + Class: sky130_fd_sc_hd__a2111o_4 instances: 1 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_6 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 + Class: sky130_fd_sc_hd__dlygate4sd3_1 instances: 1544 + Class: sky130_fd_sc_hd__a2111oi_1 instances: 2 + Class: sky130_fd_sc_hd__nand2_1 instances: 99 + Class: sky130_fd_sc_hd__nand2_2 instances: 19 + Class: sky130_fd_sc_hd__nand2_4 instances: 28 + Class: sky130_fd_sc_hd__nand2_8 instances: 46 + Class: sky130_fd_sc_hd__mux2_1 instances: 757 + Class: sky130_fd_sc_hd__nand3b_4 instances: 2 + Class: sky130_fd_sc_hd__mux2_2 instances: 16 + Class: sky130_fd_sc_hd__mux2_4 instances: 6 + Class: sky130_fd_sc_hd__mux2_8 instances: 9 + Class: sky130_fd_sc_hd__dfrtn_1 instances: 9 + Class: sky130_fd_sc_hd__and2_1 instances: 90 + Class: sky130_fd_sc_hd__and2_2 instances: 66 + Class: sky130_fd_sc_hd__and2_4 instances: 53 + Class: sky130_fd_sc_hd__nor4_1 instances: 50 + Class: sky130_fd_sc_hd__nor4_2 instances: 2 + Class: sky130_fd_sc_hd__nor4_4 instances: 3 + Class: sky130_fd_sc_hd__o32a_1 instances: 13 + Class: sky130_fd_sc_hd__o22a_1 instances: 57 + Class: sky130_fd_sc_hd__xnor2_1 instances: 4 + Class: sky130_fd_sc_hd__xnor2_2 instances: 2 + Class: sky130_fd_sc_hd__nor3b_1 instances: 2 + Class: sky130_fd_sc_hd__o221a_1 instances: 41 + Class: sky130_fd_sc_hd__o221a_4 instances: 3 + Class: sky130_fd_sc_hd__o211a_1 instances: 43 + Class: sky130_fd_sc_hd__o211a_2 instances: 2 + Class: sky130_fd_sc_hd__nand2b_1 instances: 18 + Class: sky130_fd_sc_hd__nand2b_2 instances: 6 + Class: sky130_fd_sc_hd__nand2b_4 instances: 5 + Class: sky130_fd_sc_hd__diode_2 instances: 135 + Class: sky130_fd_sc_hd__a311oi_2 instances: 1 + Class: sky130_fd_sc_hd__a221o_1 instances: 333 + Class: sky130_fd_sc_hd__a221o_2 instances: 24 + Class: sky130_fd_sc_hd__a221o_4 instances: 1 + Class: sky130_fd_sc_hd__a211o_1 instances: 50 + Class: sky130_fd_sc_hd__a211o_2 instances: 2 + Class: sky130_fd_sc_hd__a211o_4 instances: 1 + Class: sky130_fd_sc_hd__o2111a_1 instances: 24 + Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 17 + Class: sky130_fd_sc_hd__nor3_1 instances: 24 + Class: sky130_fd_sc_hd__nor3_2 instances: 6 + Class: sky130_fd_sc_hd__nor3_4 instances: 2 + Class: sky130_fd_sc_hd__a32o_1 instances: 11 + Class: sky130_fd_sc_hd__o41a_1 instances: 5 + Class: sky130_fd_sc_hd__a22o_1 instances: 375 + Class: sky130_fd_sc_hd__a22o_2 instances: 22 + Class: sky130_fd_sc_hd__o31a_1 instances: 4 + Class: sky130_fd_sc_hd__o31a_2 instances: 1 + Class: sky130_fd_sc_hd__o31a_4 instances: 1 + Class: sky130_fd_sc_hd__o2bb2a_1 instances: 14 + Class: sky130_fd_sc_hd__o21a_1 instances: 32 + Class: sky130_fd_sc_hd__o21a_2 instances: 1 + Class: sky130_fd_sc_hd__o21a_4 instances: 1 + Class: sky130_fd_sc_hd__o311a_1 instances: 8 + Class: sky130_fd_sc_hd__and4b_1 instances: 17 + Class: sky130_fd_sc_hd__o21ai_1 instances: 14 + Class: sky130_fd_sc_hd__and4b_2 instances: 4 + Class: sky130_fd_sc_hd__o21ai_2 instances: 1 + Class: sky130_fd_sc_hd__and4b_4 instances: 1 + Class: sky130_fd_sc_hd__a21oi_1 instances: 38 + Class: sky130_fd_sc_hd__a21oi_2 instances: 2 + Class: sky130_fd_sc_hd__a311o_1 instances: 3 + Class: sky130_fd_sc_hd__a21oi_4 instances: 1 + Class: sky130_fd_sc_hd__and4bb_1 instances: 5 + Class: sky130_fd_sc_hd__and4bb_2 instances: 1 + Class: sky130_fd_sc_hd__nor2_1 instances: 79 + Class: sky130_fd_sc_hd__nor2_2 instances: 23 + Class: sky130_fd_sc_hd__nor2_4 instances: 43 + Class: sky130_fd_sc_hd__nor2_8 instances: 76 +Circuit contains 6433 nets. + +Circuit 1 contains 6397 devices, Circuit 2 contains 6397 devices. +Circuit 1 contains 6433 nets, Circuit 2 contains 6433 nets. + + +Contents of circuit 1: Circuit: 'buff_flash_clkrst' +Circuit buff_flash_clkrst contains 48 device instances. + Class: sky130_ef_sc_hd__decap_12 instances: 7 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 15 + Class: sky130_fd_sc_hd__decap_3 instances: 12 + Class: sky130_fd_sc_hd__decap_4 instances: 10 + Class: sky130_fd_sc_hd__decap_8 instances: 4 +Circuit contains 32 nets. +Contents of circuit 2: Circuit: 'buff_flash_clkrst' +Circuit buff_flash_clkrst contains 48 device instances. + Class: sky130_ef_sc_hd__decap_12 instances: 7 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 15 + Class: sky130_fd_sc_hd__decap_3 instances: 12 + Class: sky130_fd_sc_hd__decap_4 instances: 10 + Class: sky130_fd_sc_hd__decap_8 instances: 4 +Circuit contains 32 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'buff_flash_clkrst' +Circuit buff_flash_clkrst contains 19 device instances. + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 15 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 32 nets. +Contents of circuit 2: Circuit: 'buff_flash_clkrst' +Circuit buff_flash_clkrst contains 19 device instances. + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: sky130_fd_sc_hd__clkbuf_8 instances: 15 + Class: sky130_fd_sc_hd__decap_3 instances: 1 + Class: sky130_fd_sc_hd__decap_4 instances: 1 + Class: sky130_fd_sc_hd__decap_8 instances: 1 +Circuit contains 32 nets. + +Circuit 1 contains 19 devices, Circuit 2 contains 19 devices. +Circuit 1 contains 32 nets, Circuit 2 contains 32 nets. + + +Contents of circuit 1: Circuit: 'caravel' +Circuit caravel contains 44833 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1620 + Class: sky130_fd_io__com_cclat instances: 44 + Class: user_id_programming instances: 1 + Class: sky130_fd_sc_hd__buf_8 instances: 196 + Class: spare_logic_block instances: 4 + Class: constant_block instances: 7 + Class: sky130_ef_sc_hd__decap_12 instances: 10 + Class: xres_buf instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1496 + Class: sky130_fd_io__res250only_small instances: 91 + Class: sky130_fd_io__nand2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: caravel_clocking instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 92 + Class: digital_pll instances: 1 + Class: buff_flash_clkrst instances: 1 + Class: sky130_fd_io__gpiov2_octl_mux instances: 44 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1276 + Class: sky130_fd_io__nor2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: mgmt_core_wrapper instances: 1 + Class: sky130_fd_pr__pfet_01v8 instances: 408 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 17287 + Class: gpio_control_block instances: 38 + Class: mgmt_protect instances: 1 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 659 + Class: gpio_defaults_block_0403 instances: 35 + Class: gpio_defaults_block_1803 instances: 2 + Class: sky130_fd_io__res75only_small instances: 792 + Class: sky130_fd_io__inv_1 instances: 661 + Class: simple_por instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 13220 + Class: sky130_fd_pr__res_generic_m1 instances: 3188 + Class: sky130_fd_pr__res_generic_m2 instances: 1524 + Class: sky130_fd_pr__res_generic_m3 instances: 52 + Class: sky130_fd_pr__res_generic_m4 instances: 44 + Class: sky130_fd_pr__res_generic_m5 instances: 18 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 44 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1500 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 44 + Class: gpio_defaults_block_0801 instances: 1 + Class: housekeeping instances: 1 +Circuit contains 30624 nets. +Contents of circuit 2: Circuit: 'caravel' +Circuit caravel contains 44824 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1620 + Class: sky130_fd_io__com_cclat instances: 44 + Class: user_id_programming instances: 1 + Class: sky130_fd_sc_hd__buf_8 instances: 196 + Class: spare_logic_block instances: 4 + Class: constant_block instances: 7 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: xres_buf instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1496 + Class: sky130_fd_io__res250only_small instances: 91 + Class: sky130_fd_io__nand2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: caravel_clocking instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 92 + Class: digital_pll instances: 1 + Class: buff_flash_clkrst instances: 1 + Class: sky130_fd_io__gpiov2_octl_mux instances: 44 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1276 + Class: sky130_fd_io__nor2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: mgmt_core_wrapper instances: 1 + Class: sky130_fd_pr__pfet_01v8 instances: 408 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 17287 + Class: gpio_control_block instances: 38 + Class: mgmt_protect instances: 1 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 659 + Class: gpio_defaults_block_0403 instances: 35 + Class: gpio_defaults_block_1803 instances: 2 + Class: sky130_fd_io__res75only_small instances: 792 + Class: sky130_fd_io__inv_1 instances: 661 + Class: simple_por instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 13220 + Class: sky130_fd_pr__res_generic_m1 instances: 3188 + Class: sky130_fd_pr__res_generic_m2 instances: 1524 + Class: sky130_fd_pr__res_generic_m3 instances: 52 + Class: sky130_fd_pr__res_generic_m4 instances: 44 + Class: sky130_fd_pr__res_generic_m5 instances: 18 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 44 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1500 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 44 + Class: gpio_defaults_block_0801 instances: 1 + Class: housekeeping instances: 1 +Circuit contains 31187 nets. + +Circuit was modified by parallel/series device merging. +New circuit summary: + +Contents of circuit 1: Circuit: 'caravel' +Circuit caravel contains 44824 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1620 + Class: sky130_fd_io__com_cclat instances: 44 + Class: user_id_programming instances: 1 + Class: sky130_fd_sc_hd__buf_8 instances: 196 + Class: spare_logic_block instances: 4 + Class: constant_block instances: 7 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: xres_buf instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1496 + Class: sky130_fd_io__res250only_small instances: 91 + Class: sky130_fd_io__nand2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: caravel_clocking instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 92 + Class: digital_pll instances: 1 + Class: buff_flash_clkrst instances: 1 + Class: sky130_fd_io__gpiov2_octl_mux instances: 44 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1276 + Class: sky130_fd_io__nor2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: mgmt_core_wrapper instances: 1 + Class: sky130_fd_pr__pfet_01v8 instances: 408 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 17287 + Class: gpio_control_block instances: 38 + Class: mgmt_protect instances: 1 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 659 + Class: gpio_defaults_block_0403 instances: 35 + Class: gpio_defaults_block_1803 instances: 2 + Class: sky130_fd_io__res75only_small instances: 792 + Class: sky130_fd_io__inv_1 instances: 661 + Class: simple_por instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 13220 + Class: sky130_fd_pr__res_generic_m1 instances: 3188 + Class: sky130_fd_pr__res_generic_m2 instances: 1524 + Class: sky130_fd_pr__res_generic_m3 instances: 52 + Class: sky130_fd_pr__res_generic_m4 instances: 44 + Class: sky130_fd_pr__res_generic_m5 instances: 18 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 44 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1500 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 44 + Class: gpio_defaults_block_0801 instances: 1 + Class: housekeeping instances: 1 +Circuit contains 30624 nets. +Contents of circuit 2: Circuit: 'caravel' +Circuit caravel contains 44824 device instances. + Class: sky130_fd_pr__nfet_01v8 instances: 1620 + Class: sky130_fd_io__com_cclat instances: 44 + Class: user_id_programming instances: 1 + Class: sky130_fd_sc_hd__buf_8 instances: 196 + Class: spare_logic_block instances: 4 + Class: constant_block instances: 7 + Class: sky130_ef_sc_hd__decap_12 instances: 1 + Class: xres_buf instances: 1 + Class: sky130_fd_pr__nfet_01v8_lvt instances: 1496 + Class: sky130_fd_io__res250only_small instances: 91 + Class: sky130_fd_io__nand2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd__hv instances: 1 + Class: caravel_clocking instances: 1 + Class: sky130_fd_io__signal_5_sym_hv_local_5term instances: 92 + Class: digital_pll instances: 1 + Class: buff_flash_clkrst instances: 1 + Class: sky130_fd_io__gpiov2_octl_mux instances: 44 + Class: sky130_fd_pr__pfet_01v8_hvt instances: 1276 + Class: sky130_fd_io__nor2_1 instances: 176 + Class: sky130_fd_pr__res_generic_nd instances: 68 + Class: mgmt_core_wrapper instances: 1 + Class: sky130_fd_pr__pfet_01v8 instances: 408 + Class: sky130_fd_pr__nfet_g5v0d10v5 instances: 17287 + Class: gpio_control_block instances: 38 + Class: mgmt_protect instances: 1 + Class: sky130_fd_pr__diode_pd2nw_05v5 instances: 6 + Class: sky130_fd_pr__res_generic_po instances: 659 + Class: gpio_defaults_block_0403 instances: 35 + Class: gpio_defaults_block_1803 instances: 2 + Class: sky130_fd_io__res75only_small instances: 792 + Class: sky130_fd_io__inv_1 instances: 661 + Class: simple_por instances: 1 + Class: sky130_fd_pr__pfet_g5v0d10v5 instances: 13220 + Class: sky130_fd_pr__res_generic_m1 instances: 3188 + Class: sky130_fd_pr__res_generic_m2 instances: 1524 + Class: sky130_fd_pr__res_generic_m3 instances: 52 + Class: sky130_fd_pr__res_generic_m4 instances: 44 + Class: sky130_fd_pr__res_generic_m5 instances: 18 + Class: sky130_fd_io__gpiov2_ipath_hvls instances: 44 + Class: sky130_fd_pr__nfet_05v0_nvt instances: 1500 + Class: sky130_fd_io__gpiov2_vcchib_in_buf instances: 44 + Class: gpio_defaults_block_0801 instances: 1 + Class: housekeeping instances: 1 +Circuit contains 31187 nets. + +Circuit 1 contains 44824 devices, Circuit 2 contains 44824 devices. +Circuit 1 contains 28231 nets, Circuit 2 contains 28231 nets. + + +Final result: +Circuits match uniquely. +. +Logging to file "caravel_3_comp.out" disabled +LVS Done. diff --git a/xschem/simple_por.spice b/xschem/simple_por.spice index 820a383b..eab7fedb 100644 --- a/xschem/simple_por.spice +++ b/xschem/simple_por.spice @@ -1,3 +1,5 @@ +# NOTE: Hand-edited to change res_xhigh_po_0p69 resistors to res_xhigh_po resistors with W=0.69 +# because the former device does not get recognized when reading from GDS. .subckt simple_por vdd3v3 vss3v3 porb_h porb_l por_l vdd1v8 vss1v8 *.iopin vdd3v3 *.iopin vss3v3 @@ -14,14 +16,16 @@ XM1 net3 net7 net5 vdd3v3 sky130_fd_pr__pfet_g5v0d10v5 L=0.8 W=2 nf=1 ad='int((n XM2 net2 net3 vss3v3 vss3v3 sky130_fd_pr__nfet_g5v0d10v5 L=0.8 W=2 nf=1 ad='int((nf+1)/2) * W/nf * 0.29' + as='int((nf+2)/2) * W/nf * 0.29' pd='2*int((nf+1)/2) * (W/nf + 0.29)' ps='2*int((nf+2)/2) * (W/nf + 0.29)' + nrd='0.29 / W' nrs='0.29 / W' sa=0 sb=0 sd=0 mult=1 m=1 -XR1 net4 vdd3v3 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=500 mult=1 m=1 +# XR1 net4 vdd3v3 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=500 mult=1 m=1 +XR1 net4 vdd3v3 vss3v3 sky130_fd_pr__res_xhigh_po W=0.69 L=500 mult=1 m=1 XM4 net5 net6 vdd3v3 vdd3v3 sky130_fd_pr__pfet_g5v0d10v5 L=0.8 W=2 nf=1 ad='int((nf+1)/2) * W/nf * 0.29' + as='int((nf+2)/2) * W/nf * 0.29' pd='2*int((nf+1)/2) * (W/nf + 0.29)' ps='2*int((nf+2)/2) * (W/nf + 0.29)' + nrd='0.29 / W' nrs='0.29 / W' sa=0 sb=0 sd=0 mult=1 m=1 XM5 net3 net3 vss3v3 vss3v3 sky130_fd_pr__nfet_g5v0d10v5 L=0.8 W=14 nf=7 ad='int((nf+1)/2) * W/nf * 0.29' + as='int((nf+2)/2) * W/nf * 0.29' pd='2*int((nf+1)/2) * (W/nf + 0.29)' ps='2*int((nf+2)/2) * (W/nf + 0.29)' + nrd='0.29 / W' nrs='0.29 / W' sa=0 sb=0 sd=0 mult=1 m=1 -XR2 vss3v3 net4 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=150 mult=1 m=1 +# XR2 vss3v3 net4 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=150 mult=1 m=1 +XR2 vss3v3 net4 vss3v3 sky130_fd_pr__res_xhigh_po W=0.69 L=150 mult=1 m=1 XM7 net2 net2 net1 vdd3v3 sky130_fd_pr__pfet_g5v0d10v5 L=0.8 W=2 nf=1 ad='int((nf+1)/2) * W/nf * 0.29' + as='int((nf+2)/2) * W/nf * 0.29' pd='2*int((nf+1)/2) * (W/nf + 0.29)' ps='2*int((nf+2)/2) * (W/nf + 0.29)' + nrd='0.29 / W' nrs='0.29 / W' sa=0 sb=0 sd=0 mult=1 m=1 @@ -43,7 +47,8 @@ XM12 net8 net1 vdd3v3 vdd3v3 sky130_fd_pr__pfet_g5v0d10v5 L=0.8 W=2 nf=1 ad='int XM13 net9 net2 net8 vdd3v3 sky130_fd_pr__pfet_g5v0d10v5 L=0.8 W=2 nf=1 ad='int((nf+1)/2) * W/nf * 0.29' + as='int((nf+2)/2) * W/nf * 0.29' pd='2*int((nf+1)/2) * (W/nf + 0.29)' ps='2*int((nf+2)/2) * (W/nf + 0.29)' + nrd='0.29 / W' nrs='0.29 / W' sa=0 sb=0 sd=0 mult=1 m=1 -XR3 vss3v3 vss3v3 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=25 mult=2 m=2 +# XR3 vss3v3 vss3v3 vss3v3 sky130_fd_pr__res_xhigh_po_0p69 L=25 mult=2 m=2 +XR3 vss3v3 vss3v3 vss3v3 sky130_fd_pr__res_xhigh_po W=0.69 L=25 mult=2 m=2 x2 net10 vss3v3 vss3v3 vdd3v3 vdd3v3 porb_h sky130_fd_sc_hvl__buf_8 x3 net10 vss1v8 vss1v8 vdd1v8 vdd1v8 porb_l sky130_fd_sc_hvl__buf_8 x4 net10 vss1v8 vss1v8 vdd1v8 vdd1v8 por_l sky130_fd_sc_hvl__inv_8