riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix power guards for caravan and openframe

This commit is contained in:
M0stafaRady 2023-06-13 00:09:17 -07:00
parent 082e52c41d
commit 7414a48187
3 changed files with 14 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
verilog/rtl/chip_io_alt.v
View File

@ -345,8 +345,10 @@ module chip_io_alt #(
wire [6:0] vssd_const_zero; // Constant value for management pins
constant_block constant_value_inst [6:0] (
`ifdef USE_POWER_PINS
.vccd(vccd),
.vssd(vssd),
`endif // USE_POWER_PINS
.one(vccd_const_one),
.zero(vssd_const_zero)
);

4
verilog/rtl/chip_io_openframe.v
View File

@ -262,8 +262,10 @@ module chip_io_openframe #(
// These are exported to the user project for direct loopback if needed.
constant_block constant_value_inst [`OPENFRAME_IO_PADS-1:0] (
`ifdef USE_POWER_PINS
.vccd(vccd),
.vssd(vssd),
`endif // USE_POWER_PINS
.one(gpio_loopback_one),
.zero(gpio_loopback_zero)
);
@ -275,8 +277,10 @@ module chip_io_openframe #(
wire xres_loopback_zero;
constant_block constant_value_xres_inst (
`ifdef USE_POWER_PINS
.vccd(vccd),
.vssd(vssd),
`endif // USE_POWER_PINS
.one(xres_loopback_one),
.zero(xres_loopback_zero) // (unused)
);

8
verilog/rtl/pads.v
View File

@ -17,7 +17,7 @@
`ifndef TOP_ROUTING
`define USER1_ABUTMENT_PINS \
.AMUXBUS_A(analog_a),\
.AMUXBUS_B(analog_b),\
.AMUXBUS_B(analog_b),`ifdef USE_POWER_PINS\
.VSSA(vssa1),\
.VDDA(vdda1),\
.VSWITCH(vddio),\
@ -27,11 +27,11 @@
.VCCD(vccd),\
.VSSIO(vssio),\
.VSSD(vssd),\
.VSSIO_Q(vssio_q),
.VSSIO_Q(vssio_q),`endif
`define USER2_ABUTMENT_PINS \
.AMUXBUS_A(analog_a),\
.AMUXBUS_B(analog_b),\
.AMUXBUS_B(analog_b),`ifdef USE_POWER_PINS\
.VSSA(vssa2),\
.VDDA(vdda2),\
.VSWITCH(vddio),\
@ -41,7 +41,7 @@
.VCCD(vccd),\
.VSSIO(vssio),\
.VSSD(vssd),\
.VSSIO_Q(vssio_q),
.VSSIO_Q(vssio_q),`endif
`define MGMT_ABUTMENT_PINS \
.AMUXBUS_A(analog_a),\