reharden: digital_pll

~ increase width for more spread decaps
+ add or cells to cell exclude
~ change placement density in accordance to area
~ change padding to allow for space for decaps
This commit is contained in:
kareem 2022-10-18 07:07:32 -07:00
parent fdeb6003f3
commit 68063ddadc
64 changed files with 159981 additions and 167393 deletions

File diff suppressed because it is too large Load Diff

Binary file not shown.

View File

@ -6,7 +6,7 @@ MACRO digital_pll
CLASS BLOCK ;
FOREIGN digital_pll ;
ORIGIN 0.000 0.000 ;
SIZE 75.000 BY 75.000 ;
SIZE 100.000 BY 75.000 ;
PIN VGND
DIRECTION INOUT ;
USE GROUND ;
@ -14,9 +14,13 @@ MACRO digital_pll
LAYER met4 ;
RECT 41.040 5.200 42.640 68.240 ;
END
PORT
LAYER met4 ;
RECT 81.040 5.200 82.640 68.240 ;
END
PORT
LAYER met5 ;
RECT 5.280 41.050 69.700 42.650 ;
RECT 5.280 41.050 94.540 42.650 ;
END
END VGND
PIN VPWR
@ -32,11 +36,11 @@ MACRO digital_pll
END
PORT
LAYER met5 ;
RECT 5.280 21.050 69.700 22.650 ;
RECT 5.280 21.050 94.540 22.650 ;
END
PORT
LAYER met5 ;
RECT 5.280 61.050 69.700 62.650 ;
RECT 5.280 61.050 94.540 62.650 ;
END
END VPWR
PIN clockp[0]
@ -44,7 +48,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 2.080 4.000 2.680 ;
RECT 0.000 6.160 4.000 6.760 ;
END
END clockp[0]
PIN clockp[1]
@ -52,7 +56,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 6.160 4.000 6.760 ;
RECT 0.000 10.240 4.000 10.840 ;
END
END clockp[1]
PIN dco
@ -60,7 +64,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 39.480 4.000 40.080 ;
RECT 0.000 38.800 4.000 39.400 ;
END
END dco
PIN div[0]
@ -68,7 +72,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 10.920 4.000 11.520 ;
RECT 0.000 14.320 4.000 14.920 ;
END
END div[0]
PIN div[1]
@ -76,7 +80,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 15.680 4.000 16.280 ;
RECT 0.000 18.400 4.000 19.000 ;
END
END div[1]
PIN div[2]
@ -84,7 +88,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 20.440 4.000 21.040 ;
RECT 0.000 22.480 4.000 23.080 ;
END
END div[2]
PIN div[3]
@ -92,7 +96,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 25.200 4.000 25.800 ;
RECT 0.000 26.560 4.000 27.160 ;
END
END div[3]
PIN div[4]
@ -100,7 +104,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 29.960 4.000 30.560 ;
RECT 0.000 30.640 4.000 31.240 ;
END
END div[4]
PIN enable
@ -116,7 +120,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 43.560 4.000 44.160 ;
RECT 0.000 42.880 4.000 43.480 ;
END
END ext_trim[0]
PIN ext_trim[10]
@ -124,7 +128,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 19.870 71.000 20.150 75.000 ;
RECT 27.690 71.000 27.970 75.000 ;
END
END ext_trim[10]
PIN ext_trim[11]
@ -132,7 +136,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 25.850 71.000 26.130 75.000 ;
RECT 35.050 71.000 35.330 75.000 ;
END
END ext_trim[11]
PIN ext_trim[12]
@ -140,7 +144,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 31.370 71.000 31.650 75.000 ;
RECT 42.410 71.000 42.690 75.000 ;
END
END ext_trim[12]
PIN ext_trim[13]
@ -148,7 +152,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 37.350 71.000 37.630 75.000 ;
RECT 49.770 71.000 50.050 75.000 ;
END
END ext_trim[13]
PIN ext_trim[14]
@ -156,7 +160,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 42.870 71.000 43.150 75.000 ;
RECT 57.130 71.000 57.410 75.000 ;
END
END ext_trim[14]
PIN ext_trim[15]
@ -164,7 +168,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 48.850 71.000 49.130 75.000 ;
RECT 64.490 71.000 64.770 75.000 ;
END
END ext_trim[15]
PIN ext_trim[16]
@ -172,7 +176,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 54.370 71.000 54.650 75.000 ;
RECT 71.850 71.000 72.130 75.000 ;
END
END ext_trim[16]
PIN ext_trim[17]
@ -180,7 +184,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 60.350 71.000 60.630 75.000 ;
RECT 79.210 71.000 79.490 75.000 ;
END
END ext_trim[17]
PIN ext_trim[18]
@ -188,7 +192,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 65.870 71.000 66.150 75.000 ;
RECT 86.570 71.000 86.850 75.000 ;
END
END ext_trim[18]
PIN ext_trim[19]
@ -196,7 +200,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 71.850 71.000 72.130 75.000 ;
RECT 93.930 71.000 94.210 75.000 ;
END
END ext_trim[19]
PIN ext_trim[1]
@ -204,7 +208,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 48.320 4.000 48.920 ;
RECT 0.000 46.960 4.000 47.560 ;
END
END ext_trim[1]
PIN ext_trim[20]
@ -212,7 +216,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 71.000 68.040 75.000 68.640 ;
RECT 96.000 67.360 100.000 67.960 ;
END
END ext_trim[20]
PIN ext_trim[21]
@ -220,7 +224,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 71.000 55.800 75.000 56.400 ;
RECT 96.000 55.120 100.000 55.720 ;
END
END ext_trim[21]
PIN ext_trim[22]
@ -228,7 +232,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 71.000 43.560 75.000 44.160 ;
RECT 96.000 42.880 100.000 43.480 ;
END
END ext_trim[22]
PIN ext_trim[23]
@ -236,7 +240,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 71.000 30.640 75.000 31.240 ;
RECT 96.000 30.640 100.000 31.240 ;
END
END ext_trim[23]
PIN ext_trim[24]
@ -244,7 +248,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 71.000 18.400 75.000 19.000 ;
RECT 96.000 18.400 100.000 19.000 ;
END
END ext_trim[24]
PIN ext_trim[25]
@ -252,7 +256,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 71.000 6.160 75.000 6.760 ;
RECT 96.000 6.160 100.000 6.760 ;
END
END ext_trim[25]
PIN ext_trim[2]
@ -260,7 +264,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 53.080 4.000 53.680 ;
RECT 0.000 51.040 4.000 51.640 ;
END
END ext_trim[2]
PIN ext_trim[3]
@ -268,7 +272,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 57.840 4.000 58.440 ;
RECT 0.000 55.120 4.000 55.720 ;
END
END ext_trim[3]
PIN ext_trim[4]
@ -276,7 +280,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 62.600 4.000 63.200 ;
RECT 0.000 59.200 4.000 59.800 ;
END
END ext_trim[4]
PIN ext_trim[5]
@ -284,7 +288,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 67.360 4.000 67.960 ;
RECT 0.000 63.280 4.000 63.880 ;
END
END ext_trim[5]
PIN ext_trim[6]
@ -292,7 +296,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 72.120 4.000 72.720 ;
RECT 0.000 67.360 4.000 67.960 ;
END
END ext_trim[6]
PIN ext_trim[7]
@ -300,7 +304,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 2.850 71.000 3.130 75.000 ;
RECT 5.610 71.000 5.890 75.000 ;
END
END ext_trim[7]
PIN ext_trim[8]
@ -308,7 +312,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 8.370 71.000 8.650 75.000 ;
RECT 12.970 71.000 13.250 75.000 ;
END
END ext_trim[8]
PIN ext_trim[9]
@ -316,7 +320,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 14.350 71.000 14.630 75.000 ;
RECT 20.330 71.000 20.610 75.000 ;
END
END ext_trim[9]
PIN osc
@ -324,7 +328,7 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 55.750 0.000 56.030 4.000 ;
RECT 74.610 0.000 74.890 4.000 ;
END
END osc
PIN resetb
@ -332,74 +336,64 @@ MACRO digital_pll
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 18.490 0.000 18.770 4.000 ;
RECT 24.930 0.000 25.210 4.000 ;
END
END resetb
OBS
LAYER li1 ;
RECT 5.520 5.355 69.460 68.085 ;
RECT 5.520 5.355 94.300 68.085 ;
LAYER met1 ;
RECT 4.210 4.120 72.150 71.700 ;
RECT 5.520 4.460 94.300 68.640 ;
LAYER met2 ;
RECT 3.410 70.720 8.090 72.605 ;
RECT 8.930 70.720 14.070 72.605 ;
RECT 14.910 70.720 19.590 72.605 ;
RECT 20.430 70.720 25.570 72.605 ;
RECT 26.410 70.720 31.090 72.605 ;
RECT 31.930 70.720 37.070 72.605 ;
RECT 37.910 70.720 42.590 72.605 ;
RECT 43.430 70.720 48.570 72.605 ;
RECT 49.410 70.720 54.090 72.605 ;
RECT 54.930 70.720 60.070 72.605 ;
RECT 60.910 70.720 65.590 72.605 ;
RECT 66.430 70.720 71.570 72.605 ;
RECT 3.130 4.280 72.120 70.720 ;
RECT 3.130 2.195 18.210 4.280 ;
RECT 19.050 2.195 55.470 4.280 ;
RECT 56.310 2.195 72.120 4.280 ;
RECT 6.170 70.720 12.690 71.810 ;
RECT 13.530 70.720 20.050 71.810 ;
RECT 20.890 70.720 27.410 71.810 ;
RECT 28.250 70.720 34.770 71.810 ;
RECT 35.610 70.720 42.130 71.810 ;
RECT 42.970 70.720 49.490 71.810 ;
RECT 50.330 70.720 56.850 71.810 ;
RECT 57.690 70.720 64.210 71.810 ;
RECT 65.050 70.720 71.570 71.810 ;
RECT 72.410 70.720 78.930 71.810 ;
RECT 79.770 70.720 86.290 71.810 ;
RECT 87.130 70.720 93.650 71.810 ;
RECT 5.890 4.280 94.210 70.720 ;
RECT 5.890 3.670 24.650 4.280 ;
RECT 25.490 3.670 74.330 4.280 ;
RECT 75.170 3.670 94.210 4.280 ;
LAYER met3 ;
RECT 4.400 71.720 71.000 72.585 ;
RECT 4.000 69.040 71.000 71.720 ;
RECT 4.000 68.360 70.600 69.040 ;
RECT 4.400 67.640 70.600 68.360 ;
RECT 4.400 66.960 71.000 67.640 ;
RECT 4.000 63.600 71.000 66.960 ;
RECT 4.400 62.200 71.000 63.600 ;
RECT 4.000 58.840 71.000 62.200 ;
RECT 4.400 57.440 71.000 58.840 ;
RECT 4.000 56.800 71.000 57.440 ;
RECT 4.000 55.400 70.600 56.800 ;
RECT 4.000 54.080 71.000 55.400 ;
RECT 4.400 52.680 71.000 54.080 ;
RECT 4.000 49.320 71.000 52.680 ;
RECT 4.400 47.920 71.000 49.320 ;
RECT 4.000 44.560 71.000 47.920 ;
RECT 4.400 43.160 70.600 44.560 ;
RECT 4.000 40.480 71.000 43.160 ;
RECT 4.400 39.080 71.000 40.480 ;
RECT 4.000 35.720 71.000 39.080 ;
RECT 4.400 34.320 71.000 35.720 ;
RECT 4.000 31.640 71.000 34.320 ;
RECT 4.000 30.960 70.600 31.640 ;
RECT 4.400 30.240 70.600 30.960 ;
RECT 4.400 29.560 71.000 30.240 ;
RECT 4.000 26.200 71.000 29.560 ;
RECT 4.400 24.800 71.000 26.200 ;
RECT 4.000 21.440 71.000 24.800 ;
RECT 4.400 20.040 71.000 21.440 ;
RECT 4.000 19.400 71.000 20.040 ;
RECT 4.000 18.000 70.600 19.400 ;
RECT 4.000 16.680 71.000 18.000 ;
RECT 4.400 15.280 71.000 16.680 ;
RECT 4.000 11.920 71.000 15.280 ;
RECT 4.400 10.520 71.000 11.920 ;
RECT 4.000 7.160 71.000 10.520 ;
RECT 4.400 5.760 70.600 7.160 ;
RECT 4.000 3.080 71.000 5.760 ;
RECT 4.400 2.215 71.000 3.080 ;
LAYER met4 ;
RECT 31.575 38.935 40.640 67.825 ;
RECT 43.040 38.935 51.225 67.825 ;
RECT 4.400 66.960 95.600 68.165 ;
RECT 4.000 64.280 96.000 66.960 ;
RECT 4.400 62.880 96.000 64.280 ;
RECT 4.000 60.200 96.000 62.880 ;
RECT 4.400 58.800 96.000 60.200 ;
RECT 4.000 56.120 96.000 58.800 ;
RECT 4.400 54.720 95.600 56.120 ;
RECT 4.000 52.040 96.000 54.720 ;
RECT 4.400 50.640 96.000 52.040 ;
RECT 4.000 47.960 96.000 50.640 ;
RECT 4.400 46.560 96.000 47.960 ;
RECT 4.000 43.880 96.000 46.560 ;
RECT 4.400 42.480 95.600 43.880 ;
RECT 4.000 39.800 96.000 42.480 ;
RECT 4.400 38.400 96.000 39.800 ;
RECT 4.000 35.720 96.000 38.400 ;
RECT 4.400 34.320 96.000 35.720 ;
RECT 4.000 31.640 96.000 34.320 ;
RECT 4.400 30.240 95.600 31.640 ;
RECT 4.000 27.560 96.000 30.240 ;
RECT 4.400 26.160 96.000 27.560 ;
RECT 4.000 23.480 96.000 26.160 ;
RECT 4.400 22.080 96.000 23.480 ;
RECT 4.000 19.400 96.000 22.080 ;
RECT 4.400 18.000 95.600 19.400 ;
RECT 4.000 15.320 96.000 18.000 ;
RECT 4.400 13.920 96.000 15.320 ;
RECT 4.000 11.240 96.000 13.920 ;
RECT 4.400 9.840 96.000 11.240 ;
RECT 4.000 7.160 96.000 9.840 ;
RECT 4.400 5.760 95.600 7.160 ;
RECT 4.000 5.275 96.000 5.760 ;
END
END digital_pll
END LIBRARY

File diff suppressed because it is too large Load Diff

View File

@ -1,211 +1,204 @@
magic
tech sky130A
magscale 1 2
timestamp 1666034822
timestamp 1666101175
<< obsli1 >>
rect 1104 1071 13892 13617
rect 1104 1071 18860 13617
<< obsm1 >>
rect 842 824 14430 14340
rect 1104 892 18860 13728
<< metal2 >>
rect 570 14200 626 15000
rect 1674 14200 1730 15000
rect 2870 14200 2926 15000
rect 3974 14200 4030 15000
rect 5170 14200 5226 15000
rect 6274 14200 6330 15000
rect 7470 14200 7526 15000
rect 8574 14200 8630 15000
rect 9770 14200 9826 15000
rect 10874 14200 10930 15000
rect 12070 14200 12126 15000
rect 13174 14200 13230 15000
rect 1122 14200 1178 15000
rect 2594 14200 2650 15000
rect 4066 14200 4122 15000
rect 5538 14200 5594 15000
rect 7010 14200 7066 15000
rect 8482 14200 8538 15000
rect 9954 14200 10010 15000
rect 11426 14200 11482 15000
rect 12898 14200 12954 15000
rect 14370 14200 14426 15000
rect 3698 0 3754 800
rect 11150 0 11206 800
rect 15842 14200 15898 15000
rect 17314 14200 17370 15000
rect 18786 14200 18842 15000
rect 4986 0 5042 800
rect 14922 0 14978 800
<< obsm2 >>
rect 682 14144 1618 14521
rect 1786 14144 2814 14521
rect 2982 14144 3918 14521
rect 4086 14144 5114 14521
rect 5282 14144 6218 14521
rect 6386 14144 7414 14521
rect 7582 14144 8518 14521
rect 8686 14144 9714 14521
rect 9882 14144 10818 14521
rect 10986 14144 12014 14521
rect 12182 14144 13118 14521
rect 13286 14144 14314 14521
rect 626 856 14424 14144
rect 626 439 3642 856
rect 3810 439 11094 856
rect 11262 439 14424 856
rect 1234 14144 2538 14362
rect 2706 14144 4010 14362
rect 4178 14144 5482 14362
rect 5650 14144 6954 14362
rect 7122 14144 8426 14362
rect 8594 14144 9898 14362
rect 10066 14144 11370 14362
rect 11538 14144 12842 14362
rect 13010 14144 14314 14362
rect 14482 14144 15786 14362
rect 15954 14144 17258 14362
rect 17426 14144 18730 14362
rect 1178 856 18842 14144
rect 1178 734 4930 856
rect 5098 734 14866 856
rect 15034 734 18842 856
<< metal3 >>
rect 0 14424 800 14544
rect 0 13472 800 13592
rect 14200 13608 15000 13728
rect 0 12520 800 12640
rect 0 11568 800 11688
rect 14200 11160 15000 11280
rect 0 10616 800 10736
rect 0 9664 800 9784
rect 0 8712 800 8832
rect 14200 8712 15000 8832
rect 0 7896 800 8016
rect 19200 13472 20000 13592
rect 0 12656 800 12776
rect 0 11840 800 11960
rect 0 11024 800 11144
rect 19200 11024 20000 11144
rect 0 10208 800 10328
rect 0 9392 800 9512
rect 0 8576 800 8696
rect 19200 8576 20000 8696
rect 0 7760 800 7880
rect 0 6944 800 7064
rect 0 5992 800 6112
rect 14200 6128 15000 6248
rect 0 5040 800 5160
rect 0 4088 800 4208
rect 14200 3680 15000 3800
rect 0 3136 800 3256
rect 0 2184 800 2304
rect 0 6128 800 6248
rect 19200 6128 20000 6248
rect 0 5312 800 5432
rect 0 4496 800 4616
rect 0 3680 800 3800
rect 19200 3680 20000 3800
rect 0 2864 800 2984
rect 0 2048 800 2168
rect 0 1232 800 1352
rect 14200 1232 15000 1352
rect 0 416 800 536
rect 19200 1232 20000 1352
<< obsm3 >>
rect 880 14344 14200 14517
rect 800 13808 14200 14344
rect 800 13672 14120 13808
rect 880 13528 14120 13672
rect 880 13392 14200 13528
rect 800 12720 14200 13392
rect 880 12440 14200 12720
rect 800 11768 14200 12440
rect 880 11488 14200 11768
rect 800 11360 14200 11488
rect 800 11080 14120 11360
rect 800 10816 14200 11080
rect 880 10536 14200 10816
rect 800 9864 14200 10536
rect 880 9584 14200 9864
rect 800 8912 14200 9584
rect 880 8632 14120 8912
rect 800 8096 14200 8632
rect 880 7816 14200 8096
rect 800 7144 14200 7816
rect 880 6864 14200 7144
rect 800 6328 14200 6864
rect 800 6192 14120 6328
rect 880 6048 14120 6192
rect 880 5912 14200 6048
rect 800 5240 14200 5912
rect 880 4960 14200 5240
rect 800 4288 14200 4960
rect 880 4008 14200 4288
rect 800 3880 14200 4008
rect 800 3600 14120 3880
rect 800 3336 14200 3600
rect 880 3056 14200 3336
rect 800 2384 14200 3056
rect 880 2104 14200 2384
rect 800 1432 14200 2104
rect 880 1152 14120 1432
rect 800 616 14200 1152
rect 880 443 14200 616
rect 880 13392 19120 13633
rect 800 12856 19200 13392
rect 880 12576 19200 12856
rect 800 12040 19200 12576
rect 880 11760 19200 12040
rect 800 11224 19200 11760
rect 880 10944 19120 11224
rect 800 10408 19200 10944
rect 880 10128 19200 10408
rect 800 9592 19200 10128
rect 880 9312 19200 9592
rect 800 8776 19200 9312
rect 880 8496 19120 8776
rect 800 7960 19200 8496
rect 880 7680 19200 7960
rect 800 7144 19200 7680
rect 880 6864 19200 7144
rect 800 6328 19200 6864
rect 880 6048 19120 6328
rect 800 5512 19200 6048
rect 880 5232 19200 5512
rect 800 4696 19200 5232
rect 880 4416 19200 4696
rect 800 3880 19200 4416
rect 880 3600 19120 3880
rect 800 3064 19200 3600
rect 880 2784 19200 3064
rect 800 2248 19200 2784
rect 880 1968 19200 2248
rect 800 1432 19200 1968
rect 880 1152 19120 1432
rect 800 1055 19200 1152
<< metal4 >>
rect 4208 1040 4528 13648
rect 8208 1040 8528 13648
rect 12208 1040 12528 13648
<< obsm4 >>
rect 6315 7787 8128 13565
rect 8608 7787 10245 13565
rect 16208 1040 16528 13648
<< metal5 >>
rect 1056 12210 13940 12530
rect 1056 8210 13940 8530
rect 1056 4210 13940 4530
rect 1056 12210 18908 12530
rect 1056 8210 18908 8530
rect 1056 4210 18908 4530
<< labels >>
rlabel metal4 s 8208 1040 8528 13648 6 VGND
port 1 nsew ground bidirectional
rlabel metal5 s 1056 8210 13940 8530 6 VGND
rlabel metal4 s 16208 1040 16528 13648 6 VGND
port 1 nsew ground bidirectional
rlabel metal5 s 1056 8210 18908 8530 6 VGND
port 1 nsew ground bidirectional
rlabel metal4 s 4208 1040 4528 13648 6 VPWR
port 2 nsew power bidirectional
rlabel metal4 s 12208 1040 12528 13648 6 VPWR
port 2 nsew power bidirectional
rlabel metal5 s 1056 4210 13940 4530 6 VPWR
rlabel metal5 s 1056 4210 18908 4530 6 VPWR
port 2 nsew power bidirectional
rlabel metal5 s 1056 12210 13940 12530 6 VPWR
rlabel metal5 s 1056 12210 18908 12530 6 VPWR
port 2 nsew power bidirectional
rlabel metal3 s 0 416 800 536 6 clockp[0]
rlabel metal3 s 0 1232 800 1352 6 clockp[0]
port 3 nsew signal output
rlabel metal3 s 0 1232 800 1352 6 clockp[1]
rlabel metal3 s 0 2048 800 2168 6 clockp[1]
port 4 nsew signal output
rlabel metal3 s 0 7896 800 8016 6 dco
rlabel metal3 s 0 7760 800 7880 6 dco
port 5 nsew signal input
rlabel metal3 s 0 2184 800 2304 6 div[0]
rlabel metal3 s 0 2864 800 2984 6 div[0]
port 6 nsew signal input
rlabel metal3 s 0 3136 800 3256 6 div[1]
rlabel metal3 s 0 3680 800 3800 6 div[1]
port 7 nsew signal input
rlabel metal3 s 0 4088 800 4208 6 div[2]
rlabel metal3 s 0 4496 800 4616 6 div[2]
port 8 nsew signal input
rlabel metal3 s 0 5040 800 5160 6 div[3]
rlabel metal3 s 0 5312 800 5432 6 div[3]
port 9 nsew signal input
rlabel metal3 s 0 5992 800 6112 6 div[4]
rlabel metal3 s 0 6128 800 6248 6 div[4]
port 10 nsew signal input
rlabel metal3 s 0 6944 800 7064 6 enable
port 11 nsew signal input
rlabel metal3 s 0 8712 800 8832 6 ext_trim[0]
rlabel metal3 s 0 8576 800 8696 6 ext_trim[0]
port 12 nsew signal input
rlabel metal2 s 3974 14200 4030 15000 6 ext_trim[10]
rlabel metal2 s 5538 14200 5594 15000 6 ext_trim[10]
port 13 nsew signal input
rlabel metal2 s 5170 14200 5226 15000 6 ext_trim[11]
rlabel metal2 s 7010 14200 7066 15000 6 ext_trim[11]
port 14 nsew signal input
rlabel metal2 s 6274 14200 6330 15000 6 ext_trim[12]
rlabel metal2 s 8482 14200 8538 15000 6 ext_trim[12]
port 15 nsew signal input
rlabel metal2 s 7470 14200 7526 15000 6 ext_trim[13]
rlabel metal2 s 9954 14200 10010 15000 6 ext_trim[13]
port 16 nsew signal input
rlabel metal2 s 8574 14200 8630 15000 6 ext_trim[14]
rlabel metal2 s 11426 14200 11482 15000 6 ext_trim[14]
port 17 nsew signal input
rlabel metal2 s 9770 14200 9826 15000 6 ext_trim[15]
rlabel metal2 s 12898 14200 12954 15000 6 ext_trim[15]
port 18 nsew signal input
rlabel metal2 s 10874 14200 10930 15000 6 ext_trim[16]
rlabel metal2 s 14370 14200 14426 15000 6 ext_trim[16]
port 19 nsew signal input
rlabel metal2 s 12070 14200 12126 15000 6 ext_trim[17]
rlabel metal2 s 15842 14200 15898 15000 6 ext_trim[17]
port 20 nsew signal input
rlabel metal2 s 13174 14200 13230 15000 6 ext_trim[18]
rlabel metal2 s 17314 14200 17370 15000 6 ext_trim[18]
port 21 nsew signal input
rlabel metal2 s 14370 14200 14426 15000 6 ext_trim[19]
rlabel metal2 s 18786 14200 18842 15000 6 ext_trim[19]
port 22 nsew signal input
rlabel metal3 s 0 9664 800 9784 6 ext_trim[1]
rlabel metal3 s 0 9392 800 9512 6 ext_trim[1]
port 23 nsew signal input
rlabel metal3 s 14200 13608 15000 13728 6 ext_trim[20]
rlabel metal3 s 19200 13472 20000 13592 6 ext_trim[20]
port 24 nsew signal input
rlabel metal3 s 14200 11160 15000 11280 6 ext_trim[21]
rlabel metal3 s 19200 11024 20000 11144 6 ext_trim[21]
port 25 nsew signal input
rlabel metal3 s 14200 8712 15000 8832 6 ext_trim[22]
rlabel metal3 s 19200 8576 20000 8696 6 ext_trim[22]
port 26 nsew signal input
rlabel metal3 s 14200 6128 15000 6248 6 ext_trim[23]
rlabel metal3 s 19200 6128 20000 6248 6 ext_trim[23]
port 27 nsew signal input
rlabel metal3 s 14200 3680 15000 3800 6 ext_trim[24]
rlabel metal3 s 19200 3680 20000 3800 6 ext_trim[24]
port 28 nsew signal input
rlabel metal3 s 14200 1232 15000 1352 6 ext_trim[25]
rlabel metal3 s 19200 1232 20000 1352 6 ext_trim[25]
port 29 nsew signal input
rlabel metal3 s 0 10616 800 10736 6 ext_trim[2]
rlabel metal3 s 0 10208 800 10328 6 ext_trim[2]
port 30 nsew signal input
rlabel metal3 s 0 11568 800 11688 6 ext_trim[3]
rlabel metal3 s 0 11024 800 11144 6 ext_trim[3]
port 31 nsew signal input
rlabel metal3 s 0 12520 800 12640 6 ext_trim[4]
rlabel metal3 s 0 11840 800 11960 6 ext_trim[4]
port 32 nsew signal input
rlabel metal3 s 0 13472 800 13592 6 ext_trim[5]
rlabel metal3 s 0 12656 800 12776 6 ext_trim[5]
port 33 nsew signal input
rlabel metal3 s 0 14424 800 14544 6 ext_trim[6]
rlabel metal3 s 0 13472 800 13592 6 ext_trim[6]
port 34 nsew signal input
rlabel metal2 s 570 14200 626 15000 6 ext_trim[7]
rlabel metal2 s 1122 14200 1178 15000 6 ext_trim[7]
port 35 nsew signal input
rlabel metal2 s 1674 14200 1730 15000 6 ext_trim[8]
rlabel metal2 s 2594 14200 2650 15000 6 ext_trim[8]
port 36 nsew signal input
rlabel metal2 s 2870 14200 2926 15000 6 ext_trim[9]
rlabel metal2 s 4066 14200 4122 15000 6 ext_trim[9]
port 37 nsew signal input
rlabel metal2 s 11150 0 11206 800 6 osc
rlabel metal2 s 14922 0 14978 800 6 osc
port 38 nsew signal input
rlabel metal2 s 3698 0 3754 800 6 resetb
rlabel metal2 s 4986 0 5042 800 6 resetb
port 39 nsew signal input
<< properties >>
string FIXED_BBOX 0 0 15000 15000
string FIXED_BBOX 0 0 20000 15000
string LEFclass BLOCK
string LEFview TRUE
string GDS_END 1258308
string GDS_END 1263518
string GDS_FILE ../gds/digital_pll.gds
string GDS_START 334892
string GDS_START 348134
<< end >>

View File

@ -31,17 +31,17 @@ set ::env(BASE_SDC_FILE) $::env(DESIGN_DIR)/base.sdc
set ::env(NO_SYNTH_CELL_LIST) $::env(DESIGN_DIR)/no_synth.list
## Floorplan
set ::env(FP_DEF_TEMPLATE) $::env(DESIGN_DIR)/template/digital_pll.def
set ::env(FP_PIN_ORDER_CFG) $::env(DESIGN_DIR)/pin_order.cfg
set ::env(FP_SIZING) absolute
set ::env(DIE_AREA) "0 0 75 75"
set ::env(DIE_AREA) "0 0 100 75"
set ::env(TOP_MARGIN_MULT) 2
set ::env(BOTTOM_MARGIN_MULT) 2
set ::env(DIODE_PADDING) 0
set ::env(DPL_CELL_PADDING) 0
set ::env(DRT_CELL_PADDING) 0
set ::env(DPL_CELL_PADDING) 2
set ::env(DRT_CELL_PADDING) 4
## PDN
set ::env(FP_PDN_VPITCH) 40
@ -53,7 +53,7 @@ set ::env(FP_PDN_VSPACING) 18.4
## Placement
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) 0
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) 0
set ::env(PL_TARGET_DENSITY) 0.96
set ::env(PL_TARGET_DENSITY) 0.68
## Routing
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) 0

File diff suppressed because it is too large Load Diff

View File

@ -1,2 +1,2 @@
design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/kareem_farid/caravel/openlane/digital_pll,digital_pll,22_10_17_12_25,flow completed,0h1m47s0ms,0h1m27s0ms,-2.0,0.005625,-1,94.22,547.91,-1,0,0,0,0,0,0,0,-1,-1,0,-1,8906,2712,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,4953530.0,0.0,35.71,37.34,0.0,0.0,0.0,580,776,121,305,0,0,0,614,5,3,17,11,297,19,12,27,56,70,13,46,50,0,96,4000.0864,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,10.0,100.0,10.0,AREA 0,7,50,1,40,40,0.96,0,sky130_fd_sc_hd,4
/home/kareem_farid/caravel/openlane/digital_pll,digital_pll,22_10_18_06_51,flow completed,0h1m7s0ms,0h0m46s0ms,-2.0,0.0075,-1,67.08,534.82,-1,0,0,0,0,0,0,0,-1,-1,-1,-1,8402,2566,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,6100018.0,0.0,28.69,22.89,0.65,0.0,0.0,580,776,121,305,0,0,0,614,5,3,17,11,297,19,12,27,56,70,13,46,75,0,121,5554.0768,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,10.0,100.0,10.0,AREA 0,7,50,1,40,40,0.68,0,sky130_fd_sc_hd,4

1 design design_name config flow_status total_runtime routed_runtime (Cell/mm^2)/Core_Util DIEAREA_mm^2 CellPer_mm^2 OpenDP_Util Peak_Memory_Usage_MB cell_count tritonRoute_violations Short_violations MetSpc_violations OffGrid_violations MinHole_violations Other_violations Magic_violations antenna_violations lvs_total_errors cvc_total_errors klayout_violations wire_length vias wns pl_wns optimized_wns fastroute_wns spef_wns tns pl_tns optimized_tns fastroute_tns spef_tns HPWL routing_layer1_pct routing_layer2_pct routing_layer3_pct routing_layer4_pct routing_layer5_pct routing_layer6_pct wires_count wire_bits public_wires_count public_wire_bits memories_count memory_bits processes_count cells_pre_abc AND DFF NAND NOR OR XOR XNOR MUX inputs outputs level EndCaps TapCells Diodes Total_Physical_Cells CoreArea_um^2 power_slowest_internal_uW power_slowest_switching_uW power_slowest_leakage_uW power_typical_internal_uW power_typical_switching_uW power_typical_leakage_uW power_fastest_internal_uW power_fastest_switching_uW power_fastest_leakage_uW critical_path_ns suggested_clock_period suggested_clock_frequency CLOCK_PERIOD SYNTH_STRATEGY SYNTH_MAX_FANOUT FP_CORE_UTIL FP_ASPECT_RATIO FP_PDN_VPITCH FP_PDN_HPITCH PL_TARGET_DENSITY GRT_ADJUSTMENT STD_CELL_LIBRARY DIODE_INSERTION_STRATEGY
2 /home/kareem_farid/caravel/openlane/digital_pll digital_pll 22_10_17_12_25 22_10_18_06_51 flow completed 0h1m47s0ms 0h1m7s0ms 0h1m27s0ms 0h0m46s0ms -2.0 0.005625 0.0075 -1 94.22 67.08 547.91 534.82 -1 0 0 0 0 0 0 0 -1 -1 0 -1 -1 8906 8402 2712 2566 0.0 0.0 -1 0.0 0.0 0.0 0.0 -1 0.0 0.0 4953530.0 6100018.0 0.0 35.71 28.69 37.34 22.89 0.0 0.65 0.0 0.0 580 776 121 305 0 0 0 614 5 3 17 11 297 19 12 27 56 70 13 46 50 75 0 96 121 4000.0864 5554.0768 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 10.0 100.0 10.0 AREA 0 7 50 1 40 40 0.96 0.68 0 sky130_fd_sc_hd 4

View File

@ -1,40 +1,40 @@
OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.min.lef
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.min.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.min.lef at line 930.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.min.lef at line 930.
[INFO ODB-0223] Created 13 technology layers
[INFO ODB-0224] Created 25 technology vias
[INFO ODB-0225] Created 441 library cells
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.min.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.min.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
[INFO ODB-0128] Design: digital_pll
[INFO ODB-0130] Created 39 pins.
[INFO ODB-0131] Created 575 components and 3417 component-terminals.
[INFO ODB-0132] Created 2 special nets and 2200 connections.
[INFO ODB-0133] Created 371 nets and 1216 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0131] Created 1093 components and 5448 component-terminals.
[INFO ODB-0132] Created 2 special nets and 4222 connections.
[INFO ODB-0133] Created 371 nets and 1225 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
Using RCX ruleset '/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.min.calibre'...
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of digital_pll ...
[INFO RCX-0435] Reading extraction model file /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.min.calibre ...
[INFO RCX-0436] RC segment generation digital_pll (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1392 rc segments
[INFO RCX-0040] Final 1412 rc segments
[INFO RCX-0439] Coupling Cap extraction digital_pll ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 3005 wires to be extracted
[INFO RCX-0442] 51% completion -- 1554 wires have been extracted
[INFO RCX-0442] 100% completion -- 3005 wires have been extracted
[INFO RCX-0045] Extract 371 nets, 1763 rsegs, 1763 caps, 3535 ccs
[INFO RCX-0043] 2698 wires to be extracted
[INFO RCX-0442] 52% completion -- 1411 wires have been extracted
[INFO RCX-0442] 100% completion -- 2698 wires have been extracted
[INFO RCX-0045] Extract 371 nets, 1783 rsegs, 1783 caps, 2905 ccs
[INFO RCX-0015] Finished extracting digital_pll.
Writing result to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/mca/process_corner_min/digital_pll.spef...
Writing result to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/process_corner_min/digital_pll.spef...
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing extracted parasitics to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/mca/process_corner_min/digital_pll.spef...
Writing extracted parasitics to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/process_corner_min/digital_pll.spef...
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 371 nets finished
[INFO RCX-0017] Finished writing SPEF ...

File diff suppressed because it is too large Load Diff

View File

@ -1,40 +1,40 @@
OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.max.lef
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.max.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.max.lef at line 930.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.max.lef at line 930.
[INFO ODB-0223] Created 13 technology layers
[INFO ODB-0224] Created 25 technology vias
[INFO ODB-0225] Created 441 library cells
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.max.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.max.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
[INFO ODB-0128] Design: digital_pll
[INFO ODB-0130] Created 39 pins.
[INFO ODB-0131] Created 575 components and 3417 component-terminals.
[INFO ODB-0132] Created 2 special nets and 2200 connections.
[INFO ODB-0133] Created 371 nets and 1216 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0131] Created 1093 components and 5448 component-terminals.
[INFO ODB-0132] Created 2 special nets and 4222 connections.
[INFO ODB-0133] Created 371 nets and 1225 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
Using RCX ruleset '/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.max.calibre'...
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of digital_pll ...
[INFO RCX-0435] Reading extraction model file /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.max.calibre ...
[INFO RCX-0436] RC segment generation digital_pll (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1829 rc segments
[INFO RCX-0040] Final 1821 rc segments
[INFO RCX-0439] Coupling Cap extraction digital_pll ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 3005 wires to be extracted
[INFO RCX-0442] 51% completion -- 1554 wires have been extracted
[INFO RCX-0442] 100% completion -- 3005 wires have been extracted
[INFO RCX-0045] Extract 371 nets, 2200 rsegs, 2200 caps, 3622 ccs
[INFO RCX-0043] 2698 wires to be extracted
[INFO RCX-0442] 52% completion -- 1411 wires have been extracted
[INFO RCX-0442] 100% completion -- 2698 wires have been extracted
[INFO RCX-0045] Extract 371 nets, 2192 rsegs, 2192 caps, 2962 ccs
[INFO RCX-0015] Finished extracting digital_pll.
Writing result to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/mca/process_corner_max/digital_pll.spef...
Writing result to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/process_corner_max/digital_pll.spef...
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing extracted parasitics to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/mca/process_corner_max/digital_pll.spef...
Writing extracted parasitics to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/process_corner_max/digital_pll.spef...
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 371 nets finished
[INFO RCX-0017] Finished writing SPEF ...

File diff suppressed because it is too large Load Diff

View File

@ -1,40 +1,40 @@
OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef at line 930.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef at line 930.
[INFO ODB-0223] Created 13 technology layers
[INFO ODB-0224] Created 25 technology vias
[INFO ODB-0225] Created 441 library cells
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
[INFO ODB-0128] Design: digital_pll
[INFO ODB-0130] Created 39 pins.
[INFO ODB-0131] Created 575 components and 3417 component-terminals.
[INFO ODB-0132] Created 2 special nets and 2200 connections.
[INFO ODB-0133] Created 371 nets and 1216 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0131] Created 1093 components and 5448 component-terminals.
[INFO ODB-0132] Created 2 special nets and 4222 connections.
[INFO ODB-0133] Created 371 nets and 1225 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
Using RCX ruleset '/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.nom.calibre'...
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of digital_pll ...
[INFO RCX-0435] Reading extraction model file /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.nom.calibre ...
[INFO RCX-0436] RC segment generation digital_pll (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1425 rc segments
[INFO RCX-0040] Final 1429 rc segments
[INFO RCX-0439] Coupling Cap extraction digital_pll ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 3005 wires to be extracted
[INFO RCX-0442] 51% completion -- 1554 wires have been extracted
[INFO RCX-0442] 100% completion -- 3005 wires have been extracted
[INFO RCX-0045] Extract 371 nets, 1796 rsegs, 1796 caps, 3552 ccs
[INFO RCX-0043] 2698 wires to be extracted
[INFO RCX-0442] 52% completion -- 1411 wires have been extracted
[INFO RCX-0442] 100% completion -- 2698 wires have been extracted
[INFO RCX-0045] Extract 371 nets, 1800 rsegs, 1800 caps, 2915 ccs
[INFO RCX-0015] Finished extracting digital_pll.
Writing result to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/mca/process_corner_nom/digital_pll.spef...
Writing result to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/process_corner_nom/digital_pll.spef...
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing extracted parasitics to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/mca/process_corner_nom/digital_pll.spef...
Writing extracted parasitics to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/process_corner_nom/digital_pll.spef...
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 371 nets finished
[INFO RCX-0017] Finished writing SPEF ...

File diff suppressed because it is too large Load Diff

View File

@ -2,4 +2,4 @@
===========================================================================
report_design_area
============================================================================
Design area 3727 u^2 93% utilization.
Design area 3781 u^2 68% utilization.

View File

@ -1,7 +1,7 @@
OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.odb
Reading /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.odb
min_report
===========================================================================
@ -18,7 +18,7 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _470_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _470_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.04 0.33 0.34 ^ _470_/Q (sky130_fd_sc_hd__dfrtp_2)
1 0.00 pll_control.oscbuf[0] (net)
0.04 0.00 0.34 ^ _471_/D (sky130_fd_sc_hd__dfrtp_2)
@ -28,9 +28,9 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _471_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _471_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.03 0.23 library hold time
0.23 data required time
-----------------------------------------------------------------------------
@ -51,26 +51,26 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _471_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.08 0.38 0.38 ^ _471_/Q (sky130_fd_sc_hd__dfrtp_2)
2 0.01 pll_control.oscbuf[1] (net)
0.08 0.00 0.38 ^ _472_/D (sky130_fd_sc_hd__dfrtp_2)
0.38 data arrival time
0.09 0.01 0.01 ^ _471_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.38 0.39 ^ _471_/Q (sky130_fd_sc_hd__dfrtp_2)
2 0.02 pll_control.oscbuf[1] (net)
0.09 0.00 0.39 ^ _472_/D (sky130_fd_sc_hd__dfrtp_2)
0.39 data arrival time
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _472_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _472_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.04 0.22 library hold time
0.22 data required time
-----------------------------------------------------------------------------
0.22 data required time
-0.38 data arrival time
-0.39 data arrival time
-----------------------------------------------------------------------------
0.16 slack (MET)
0.17 slack (MET)
Startpoint: _455_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -84,29 +84,29 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.06 0.36 0.36 ^ _455_/Q (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.06 0.35 0.36 ^ _455_/Q (sky130_fd_sc_hd__dfrtp_2)
3 0.01 pll_control.prep[0] (net)
0.06 0.00 0.36 ^ _347_/A_N (sky130_fd_sc_hd__nand2b_2)
0.03 0.10 0.46 ^ _347_/Y (sky130_fd_sc_hd__nand2b_2)
0.04 0.11 0.46 ^ _347_/Y (sky130_fd_sc_hd__nand2b_2)
1 0.00 _023_ (net)
0.03 0.00 0.46 ^ _455_/D (sky130_fd_sc_hd__dfrtp_2)
0.04 0.00 0.46 ^ _455_/D (sky130_fd_sc_hd__dfrtp_2)
0.46 data arrival time
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.03 0.23 library hold time
0.23 data required time
-----------------------------------------------------------------------------
0.23 data required time
-0.46 data arrival time
-----------------------------------------------------------------------------
0.24 slack (MET)
0.23 slack (MET)
Startpoint: _463_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -120,10 +120,10 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _463_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.10 0.39 0.40 ^ _463_/Q (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _463_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.40 0.40 ^ _463_/Q (sky130_fd_sc_hd__dfrtp_2)
4 0.02 pll_control.tval[0] (net)
0.10 0.00 0.40 ^ _329_/A1 (sky130_fd_sc_hd__o21a_2)
0.11 0.00 0.40 ^ _329_/A1 (sky130_fd_sc_hd__o21a_2)
0.03 0.13 0.53 ^ _329_/X (sky130_fd_sc_hd__o21a_2)
1 0.00 _031_ (net)
0.03 0.00 0.53 ^ _463_/D (sky130_fd_sc_hd__dfrtp_2)
@ -133,9 +133,9 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _463_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _463_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.03 0.23 library hold time
0.23 data required time
-----------------------------------------------------------------------------
@ -145,8 +145,8 @@ Fanout Cap Slew Delay Time Description
0.30 slack (MET)
Startpoint: _457_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _457_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Startpoint: _455_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _456_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
Path Type: min
@ -156,32 +156,32 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _457_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.05 0.35 0.35 ^ _457_/Q (sky130_fd_sc_hd__dfrtp_2)
2 0.01 pll_control.prep[2] (net)
0.05 0.00 0.35 ^ _343_/A1 (sky130_fd_sc_hd__mux2_2)
0.03 0.12 0.48 ^ _343_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _155_ (net)
0.03 0.00 0.48 ^ _344_/A (sky130_fd_sc_hd__buf_2)
0.03 0.08 0.56 ^ _344_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _025_ (net)
0.03 0.00 0.56 ^ _457_/D (sky130_fd_sc_hd__dfrtp_2)
0.56 data arrival time
0.09 0.01 0.01 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.06 0.35 0.36 ^ _455_/Q (sky130_fd_sc_hd__dfrtp_2)
3 0.01 pll_control.prep[0] (net)
0.06 0.00 0.36 ^ _345_/A0 (sky130_fd_sc_hd__mux2_2)
0.03 0.13 0.49 ^ _345_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _156_ (net)
0.03 0.00 0.49 ^ _346_/A (sky130_fd_sc_hd__buf_2)
0.03 0.08 0.57 ^ _346_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _024_ (net)
0.03 0.00 0.57 ^ _456_/D (sky130_fd_sc_hd__dfrtp_2)
0.57 data arrival time
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _457_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _456_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.02 0.23 library hold time
0.23 data required time
-----------------------------------------------------------------------------
0.23 data required time
-0.56 data arrival time
-0.57 data arrival time
-----------------------------------------------------------------------------
0.33 slack (MET)
0.34 slack (MET)
min_report_end
@ -190,6 +190,75 @@ max_report
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _467_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
Path Type: max
Fanout Cap Slew Delay Time Description
-----------------------------------------------------------------------------
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.15 0.00 3.21 ^ _317_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.57 v _317_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _139_ (net)
0.05 0.00 3.57 v _318_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.69 v _318_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _035_ (net)
0.02 0.00 3.69 v _467_/D (sky130_fd_sc_hd__dfrtp_2)
3.69 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.01 6.67 ^ _467_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.10 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.69 data arrival time
-----------------------------------------------------------------------------
2.64 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _468_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
@ -201,62 +270,62 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _314_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.55 v _314_/X (sky130_fd_sc_hd__mux2_2)
0.15 0.00 3.21 ^ _314_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.57 v _314_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _137_ (net)
0.05 0.00 3.55 v _315_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.67 v _315_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.57 v _315_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.69 v _315_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _036_ (net)
0.02 0.00 3.67 v _468_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
0.02 0.00 3.69 v _468_/D (sky130_fd_sc_hd__dfrtp_2)
3.69 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _468_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 6.67 ^ _468_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.09 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.67 data arrival time
-3.69 data arrival time
-----------------------------------------------------------------------------
2.65 slack (MET)
2.64 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -270,131 +339,62 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _326_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.55 v _326_/X (sky130_fd_sc_hd__mux2_2)
0.15 0.00 3.21 ^ _326_/S (sky130_fd_sc_hd__mux2_2)
0.04 0.36 3.57 v _326_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _145_ (net)
0.05 0.00 3.55 v _327_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.67 v _327_/X (sky130_fd_sc_hd__buf_2)
0.04 0.00 3.57 v _327_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.69 v _327_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _032_ (net)
0.02 0.00 3.67 v _464_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
0.02 0.00 3.69 v _464_/D (sky130_fd_sc_hd__dfrtp_2)
3.69 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _464_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.00 6.67 ^ _464_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.09 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.67 data arrival time
-3.69 data arrival time
-----------------------------------------------------------------------------
2.65 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _467_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
Path Type: max
Fanout Cap Slew Delay Time Description
-----------------------------------------------------------------------------
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _317_/S (sky130_fd_sc_hd__mux2_2)
0.04 0.36 3.55 v _317_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _139_ (net)
0.04 0.00 3.55 v _318_/A (sky130_fd_sc_hd__buf_2)
0.03 0.12 3.67 v _318_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _035_ (net)
0.03 0.00 3.67 v _467_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _467_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.10 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.67 data arrival time
-----------------------------------------------------------------------------
2.66 slack (MET)
2.64 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -408,59 +408,59 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _304_/A1 (sky130_fd_sc_hd__a21o_2)
0.06 0.26 2.64 v _304_/X (sky130_fd_sc_hd__a21o_2)
0.11 0.00 2.39 v _304_/A1 (sky130_fd_sc_hd__a21o_2)
0.07 0.27 2.66 v _304_/X (sky130_fd_sc_hd__a21o_2)
3 0.02 _128_ (net)
0.06 0.00 2.64 v _305_/A3 (sky130_fd_sc_hd__a32o_2)
0.08 0.33 2.97 v _305_/X (sky130_fd_sc_hd__a32o_2)
0.07 0.00 2.66 v _305_/A3 (sky130_fd_sc_hd__a32o_2)
0.07 0.33 2.99 v _305_/X (sky130_fd_sc_hd__a32o_2)
3 0.02 _129_ (net)
0.08 0.00 2.97 v _307_/A3 (sky130_fd_sc_hd__a32o_2)
0.05 0.30 3.27 v _307_/X (sky130_fd_sc_hd__a32o_2)
0.07 0.00 2.99 v _307_/A3 (sky130_fd_sc_hd__a32o_2)
0.06 0.31 3.30 v _307_/X (sky130_fd_sc_hd__a32o_2)
2 0.01 _131_ (net)
0.05 0.00 3.27 v _309_/A (sky130_fd_sc_hd__and2_2)
0.04 0.17 3.44 v _309_/X (sky130_fd_sc_hd__and2_2)
0.06 0.00 3.30 v _309_/A (sky130_fd_sc_hd__and2_2)
0.04 0.18 3.47 v _309_/X (sky130_fd_sc_hd__and2_2)
1 0.00 _133_ (net)
0.04 0.00 3.44 v _311_/B1 (sky130_fd_sc_hd__o22a_2)
0.03 0.20 3.64 v _311_/X (sky130_fd_sc_hd__o22a_2)
0.04 0.00 3.47 v _311_/B1 (sky130_fd_sc_hd__o22a_2)
0.04 0.20 3.67 v _311_/X (sky130_fd_sc_hd__o22a_2)
1 0.00 _037_ (net)
0.03 0.00 3.64 v _469_/D (sky130_fd_sc_hd__dfrtp_2)
3.64 data arrival time
0.04 0.00 3.67 v _469_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _469_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 6.67 ^ _469_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.10 6.32 library setup time
6.32 data required time
-----------------------------------------------------------------------------
6.32 data required time
-3.64 data arrival time
-3.67 data arrival time
-----------------------------------------------------------------------------
2.68 slack (MET)
2.65 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -474,59 +474,59 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _323_/A1_N (sky130_fd_sc_hd__o2bb2a_2)
0.04 0.24 3.43 v _323_/X (sky130_fd_sc_hd__o2bb2a_2)
0.15 0.00 3.21 ^ _323_/A1_N (sky130_fd_sc_hd__o2bb2a_2)
0.05 0.24 3.45 v _323_/X (sky130_fd_sc_hd__o2bb2a_2)
1 0.00 _033_ (net)
0.04 0.00 3.43 v _465_/D (sky130_fd_sc_hd__dfrtp_2)
3.43 data arrival time
0.05 0.00 3.45 v _465_/D (sky130_fd_sc_hd__dfrtp_2)
3.45 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _465_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 6.67 ^ _465_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.10 6.32 library setup time
6.32 data required time
-----------------------------------------------------------------------------
6.32 data required time
-3.43 data arrival time
-3.45 data arrival time
-----------------------------------------------------------------------------
2.89 slack (MET)
2.87 slack (MET)
max_report_end
@ -536,7 +536,7 @@ check_report
report_checks -unconstrained
============================================================================
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _468_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _467_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
Path Type: max
@ -546,62 +546,62 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _314_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.55 v _314_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _137_ (net)
0.05 0.00 3.55 v _315_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.67 v _315_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _036_ (net)
0.02 0.00 3.67 v _468_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
0.15 0.00 3.21 ^ _317_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.57 v _317_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _139_ (net)
0.05 0.00 3.57 v _318_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.69 v _318_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _035_ (net)
0.02 0.00 3.69 v _467_/D (sky130_fd_sc_hd__dfrtp_2)
3.69 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _468_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 6.67 ^ _467_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.09 6.33 library setup time
-0.10 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.67 data arrival time
-3.69 data arrival time
-----------------------------------------------------------------------------
2.65 slack (MET)
2.64 slack (MET)
@ -621,13 +621,14 @@ Pin Limit Fanout Slack
---------------------------------------------------------
ringosc.ibufp01/Y 7 24 -17 (VIOLATED)
dco 7 14 -7 (VIOLATED)
_390_/X 7 14 -7 (VIOLATED)
div[3] 7 8 (VIOLATED)
_426_/X 7 8 (VIOLATED)
===========================================================================
max slew violation count 0
max fanout violation count 4
max fanout violation count 5
max cap violation count 0
============================================================================
check_slew_end
@ -650,7 +651,7 @@ worst_slack
===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 2.65
worst slack 2.64
===========================================================================
report_worst_slack -min (Hold)
@ -665,21 +666,21 @@ power_report
Group Internal Switching Leakage Total
Power Power Power Power (Watts)
----------------------------------------------------------------
Sequential 1.50e-04 1.79e-05 1.84e-10 1.68e-04 27.8%
Combinational 1.88e-04 2.47e-04 1.38e-09 4.35e-04 72.2%
Sequential 1.50e-04 1.79e-05 1.84e-10 1.68e-04 27.9%
Combinational 1.88e-04 2.46e-04 1.88e-09 4.34e-04 72.1%
Macro 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
Pad 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
----------------------------------------------------------------
Total 3.38e-04 2.65e-04 1.56e-09 6.03e-04 100.0%
56.0% 44.0% 0.0%
Total 3.38e-04 2.63e-04 2.06e-09 6.01e-04 100.0%
56.2% 43.8% 0.0%
power_report_end
area_report
===========================================================================
report_design_area
============================================================================
Design area 3727 u^2 93% utilization.
Design area 3781 u^2 68% utilization.
area_report_end
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing SDF to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/mca/process_corner_nom/digital_pll.sdf...
Writing SDF to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/process_corner_nom/digital_pll.sdf...

View File

@ -2,6 +2,75 @@
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _467_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
Path Type: max
Fanout Cap Slew Delay Time Description
-----------------------------------------------------------------------------
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.15 0.00 3.21 ^ _317_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.57 v _317_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _139_ (net)
0.05 0.00 3.57 v _318_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.69 v _318_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _035_ (net)
0.02 0.00 3.69 v _467_/D (sky130_fd_sc_hd__dfrtp_2)
3.69 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.01 6.67 ^ _467_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.10 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.69 data arrival time
-----------------------------------------------------------------------------
2.64 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _468_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
@ -13,62 +82,62 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _314_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.55 v _314_/X (sky130_fd_sc_hd__mux2_2)
0.15 0.00 3.21 ^ _314_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.57 v _314_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _137_ (net)
0.05 0.00 3.55 v _315_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.67 v _315_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.57 v _315_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.69 v _315_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _036_ (net)
0.02 0.00 3.67 v _468_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
0.02 0.00 3.69 v _468_/D (sky130_fd_sc_hd__dfrtp_2)
3.69 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _468_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 6.67 ^ _468_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.09 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.67 data arrival time
-3.69 data arrival time
-----------------------------------------------------------------------------
2.65 slack (MET)
2.64 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -82,131 +151,62 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _326_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.55 v _326_/X (sky130_fd_sc_hd__mux2_2)
0.15 0.00 3.21 ^ _326_/S (sky130_fd_sc_hd__mux2_2)
0.04 0.36 3.57 v _326_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _145_ (net)
0.05 0.00 3.55 v _327_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.67 v _327_/X (sky130_fd_sc_hd__buf_2)
0.04 0.00 3.57 v _327_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.69 v _327_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _032_ (net)
0.02 0.00 3.67 v _464_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
0.02 0.00 3.69 v _464_/D (sky130_fd_sc_hd__dfrtp_2)
3.69 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _464_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.00 6.67 ^ _464_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.09 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.67 data arrival time
-3.69 data arrival time
-----------------------------------------------------------------------------
2.65 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _467_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
Path Type: max
Fanout Cap Slew Delay Time Description
-----------------------------------------------------------------------------
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _317_/S (sky130_fd_sc_hd__mux2_2)
0.04 0.36 3.55 v _317_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _139_ (net)
0.04 0.00 3.55 v _318_/A (sky130_fd_sc_hd__buf_2)
0.03 0.12 3.67 v _318_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _035_ (net)
0.03 0.00 3.67 v _467_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _467_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.10 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.67 data arrival time
-----------------------------------------------------------------------------
2.66 slack (MET)
2.64 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -220,59 +220,59 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _304_/A1 (sky130_fd_sc_hd__a21o_2)
0.06 0.26 2.64 v _304_/X (sky130_fd_sc_hd__a21o_2)
0.11 0.00 2.39 v _304_/A1 (sky130_fd_sc_hd__a21o_2)
0.07 0.27 2.66 v _304_/X (sky130_fd_sc_hd__a21o_2)
3 0.02 _128_ (net)
0.06 0.00 2.64 v _305_/A3 (sky130_fd_sc_hd__a32o_2)
0.08 0.33 2.97 v _305_/X (sky130_fd_sc_hd__a32o_2)
0.07 0.00 2.66 v _305_/A3 (sky130_fd_sc_hd__a32o_2)
0.07 0.33 2.99 v _305_/X (sky130_fd_sc_hd__a32o_2)
3 0.02 _129_ (net)
0.08 0.00 2.97 v _307_/A3 (sky130_fd_sc_hd__a32o_2)
0.05 0.30 3.27 v _307_/X (sky130_fd_sc_hd__a32o_2)
0.07 0.00 2.99 v _307_/A3 (sky130_fd_sc_hd__a32o_2)
0.06 0.31 3.30 v _307_/X (sky130_fd_sc_hd__a32o_2)
2 0.01 _131_ (net)
0.05 0.00 3.27 v _309_/A (sky130_fd_sc_hd__and2_2)
0.04 0.17 3.44 v _309_/X (sky130_fd_sc_hd__and2_2)
0.06 0.00 3.30 v _309_/A (sky130_fd_sc_hd__and2_2)
0.04 0.18 3.47 v _309_/X (sky130_fd_sc_hd__and2_2)
1 0.00 _133_ (net)
0.04 0.00 3.44 v _311_/B1 (sky130_fd_sc_hd__o22a_2)
0.03 0.20 3.64 v _311_/X (sky130_fd_sc_hd__o22a_2)
0.04 0.00 3.47 v _311_/B1 (sky130_fd_sc_hd__o22a_2)
0.04 0.20 3.67 v _311_/X (sky130_fd_sc_hd__o22a_2)
1 0.00 _037_ (net)
0.03 0.00 3.64 v _469_/D (sky130_fd_sc_hd__dfrtp_2)
3.64 data arrival time
0.04 0.00 3.67 v _469_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _469_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 6.67 ^ _469_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.10 6.32 library setup time
6.32 data required time
-----------------------------------------------------------------------------
6.32 data required time
-3.64 data arrival time
-3.67 data arrival time
-----------------------------------------------------------------------------
2.68 slack (MET)
2.65 slack (MET)
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -286,58 +286,58 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _323_/A1_N (sky130_fd_sc_hd__o2bb2a_2)
0.04 0.24 3.43 v _323_/X (sky130_fd_sc_hd__o2bb2a_2)
0.15 0.00 3.21 ^ _323_/A1_N (sky130_fd_sc_hd__o2bb2a_2)
0.05 0.24 3.45 v _323_/X (sky130_fd_sc_hd__o2bb2a_2)
1 0.00 _033_ (net)
0.04 0.00 3.43 v _465_/D (sky130_fd_sc_hd__dfrtp_2)
3.43 data arrival time
0.05 0.00 3.45 v _465_/D (sky130_fd_sc_hd__dfrtp_2)
3.45 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _465_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 6.67 ^ _465_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.10 6.32 library setup time
6.32 data required time
-----------------------------------------------------------------------------
6.32 data required time
-3.43 data arrival time
-3.45 data arrival time
-----------------------------------------------------------------------------
2.89 slack (MET)
2.87 slack (MET)

View File

@ -13,7 +13,7 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _470_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _470_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.04 0.33 0.34 ^ _470_/Q (sky130_fd_sc_hd__dfrtp_2)
1 0.00 pll_control.oscbuf[0] (net)
0.04 0.00 0.34 ^ _471_/D (sky130_fd_sc_hd__dfrtp_2)
@ -23,9 +23,9 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _471_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _471_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.03 0.23 library hold time
0.23 data required time
-----------------------------------------------------------------------------
@ -46,26 +46,26 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _471_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.08 0.38 0.38 ^ _471_/Q (sky130_fd_sc_hd__dfrtp_2)
2 0.01 pll_control.oscbuf[1] (net)
0.08 0.00 0.38 ^ _472_/D (sky130_fd_sc_hd__dfrtp_2)
0.38 data arrival time
0.09 0.01 0.01 ^ _471_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.38 0.39 ^ _471_/Q (sky130_fd_sc_hd__dfrtp_2)
2 0.02 pll_control.oscbuf[1] (net)
0.09 0.00 0.39 ^ _472_/D (sky130_fd_sc_hd__dfrtp_2)
0.39 data arrival time
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _472_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _472_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.04 0.22 library hold time
0.22 data required time
-----------------------------------------------------------------------------
0.22 data required time
-0.38 data arrival time
-0.39 data arrival time
-----------------------------------------------------------------------------
0.16 slack (MET)
0.17 slack (MET)
Startpoint: _455_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -79,29 +79,29 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.06 0.36 0.36 ^ _455_/Q (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.06 0.35 0.36 ^ _455_/Q (sky130_fd_sc_hd__dfrtp_2)
3 0.01 pll_control.prep[0] (net)
0.06 0.00 0.36 ^ _347_/A_N (sky130_fd_sc_hd__nand2b_2)
0.03 0.10 0.46 ^ _347_/Y (sky130_fd_sc_hd__nand2b_2)
0.04 0.11 0.46 ^ _347_/Y (sky130_fd_sc_hd__nand2b_2)
1 0.00 _023_ (net)
0.03 0.00 0.46 ^ _455_/D (sky130_fd_sc_hd__dfrtp_2)
0.04 0.00 0.46 ^ _455_/D (sky130_fd_sc_hd__dfrtp_2)
0.46 data arrival time
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.03 0.23 library hold time
0.23 data required time
-----------------------------------------------------------------------------
0.23 data required time
-0.46 data arrival time
-----------------------------------------------------------------------------
0.24 slack (MET)
0.23 slack (MET)
Startpoint: _463_ (rising edge-triggered flip-flop clocked by pll_control_clock)
@ -115,10 +115,10 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _463_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.10 0.39 0.40 ^ _463_/Q (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _463_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.40 0.40 ^ _463_/Q (sky130_fd_sc_hd__dfrtp_2)
4 0.02 pll_control.tval[0] (net)
0.10 0.00 0.40 ^ _329_/A1 (sky130_fd_sc_hd__o21a_2)
0.11 0.00 0.40 ^ _329_/A1 (sky130_fd_sc_hd__o21a_2)
0.03 0.13 0.53 ^ _329_/X (sky130_fd_sc_hd__o21a_2)
1 0.00 _031_ (net)
0.03 0.00 0.53 ^ _463_/D (sky130_fd_sc_hd__dfrtp_2)
@ -128,9 +128,9 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _463_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _463_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.03 0.23 library hold time
0.23 data required time
-----------------------------------------------------------------------------
@ -140,8 +140,8 @@ Fanout Cap Slew Delay Time Description
0.30 slack (MET)
Startpoint: _457_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _457_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Startpoint: _455_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _456_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
Path Type: min
@ -151,31 +151,31 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _457_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.05 0.35 0.35 ^ _457_/Q (sky130_fd_sc_hd__dfrtp_2)
2 0.01 pll_control.prep[2] (net)
0.05 0.00 0.35 ^ _343_/A1 (sky130_fd_sc_hd__mux2_2)
0.03 0.12 0.48 ^ _343_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _155_ (net)
0.03 0.00 0.48 ^ _344_/A (sky130_fd_sc_hd__buf_2)
0.03 0.08 0.56 ^ _344_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _025_ (net)
0.03 0.00 0.56 ^ _457_/D (sky130_fd_sc_hd__dfrtp_2)
0.56 data arrival time
0.09 0.01 0.01 ^ _455_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.06 0.35 0.36 ^ _455_/Q (sky130_fd_sc_hd__dfrtp_2)
3 0.01 pll_control.prep[0] (net)
0.06 0.00 0.36 ^ _345_/A0 (sky130_fd_sc_hd__mux2_2)
0.03 0.13 0.49 ^ _345_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _156_ (net)
0.03 0.00 0.49 ^ _346_/A (sky130_fd_sc_hd__buf_2)
0.03 0.08 0.57 ^ _346_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _024_ (net)
0.03 0.00 0.57 ^ _456_/D (sky130_fd_sc_hd__dfrtp_2)
0.57 data arrival time
0.00 0.00 clock pll_control_clock (rise edge)
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.09 0.00 0.00 ^ _457_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.25 clock uncertainty
0.00 0.25 clock reconvergence pessimism
0.09 0.01 0.01 ^ _456_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.25 0.26 clock uncertainty
0.00 0.26 clock reconvergence pessimism
-0.02 0.23 library hold time
0.23 data required time
-----------------------------------------------------------------------------
0.23 data required time
-0.56 data arrival time
-0.57 data arrival time
-----------------------------------------------------------------------------
0.33 slack (MET)
0.34 slack (MET)

View File

@ -5,10 +5,10 @@
Group Internal Switching Leakage Total
Power Power Power Power (Watts)
----------------------------------------------------------------
Sequential 1.50e-04 1.79e-05 1.84e-10 1.68e-04 27.8%
Combinational 1.88e-04 2.47e-04 1.38e-09 4.35e-04 72.2%
Sequential 1.50e-04 1.79e-05 1.84e-10 1.68e-04 27.9%
Combinational 1.88e-04 2.46e-04 1.88e-09 4.34e-04 72.1%
Macro 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
Pad 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.0%
----------------------------------------------------------------
Total 3.38e-04 2.65e-04 1.56e-09 6.03e-04 100.0%
56.0% 44.0% 0.0%
Total 3.38e-04 2.63e-04 2.06e-09 6.01e-04 100.0%
56.2% 43.8% 0.0%

View File

@ -3,7 +3,7 @@
report_checks -unconstrained
============================================================================
Startpoint: _459_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _468_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Endpoint: _467_ (rising edge-triggered flip-flop clocked by pll_control_clock)
Path Group: pll_control_clock
Path Type: max
@ -13,62 +13,62 @@ Fanout Cap Slew Delay Time Description
0.00 0.00 clock source latency
0.09 0.00 0.00 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 0.00 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 0.01 ^ _459_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.11 0.51 0.51 v _459_/Q (sky130_fd_sc_hd__dfrtp_2)
6 0.03 pll_control.count0[1] (net)
0.11 0.00 0.51 v _233_/A (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.75 v _233_/X (sky130_fd_sc_hd__xor2_2)
0.10 0.24 0.76 v _233_/X (sky130_fd_sc_hd__xor2_2)
3 0.02 _057_ (net)
0.10 0.00 0.75 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.15 v _236_/X (sky130_fd_sc_hd__a211o_2)
0.10 0.00 0.76 v _236_/A2 (sky130_fd_sc_hd__a211o_2)
0.07 0.40 1.16 v _236_/X (sky130_fd_sc_hd__a211o_2)
3 0.01 _060_ (net)
0.07 0.00 1.15 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.37 v _240_/X (sky130_fd_sc_hd__and3_2)
0.07 0.00 1.16 v _240_/B (sky130_fd_sc_hd__and3_2)
0.05 0.23 1.39 v _240_/X (sky130_fd_sc_hd__and3_2)
2 0.01 _064_ (net)
0.05 0.00 1.37 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.77 v _249_/X (sky130_fd_sc_hd__o32a_2)
0.05 0.00 1.39 v _249_/A2 (sky130_fd_sc_hd__o32a_2)
0.07 0.40 1.79 v _249_/X (sky130_fd_sc_hd__o32a_2)
3 0.01 _073_ (net)
0.07 0.00 1.77 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.94 v _260_/X (sky130_fd_sc_hd__o2111a_2)
0.07 0.00 1.79 v _260_/B1 (sky130_fd_sc_hd__o2111a_2)
0.04 0.17 1.96 v _260_/X (sky130_fd_sc_hd__o2111a_2)
1 0.00 _084_ (net)
0.04 0.00 1.94 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.38 v _271_/X (sky130_fd_sc_hd__o31a_2)
0.04 0.00 1.96 v _271_/A1 (sky130_fd_sc_hd__o31a_2)
0.11 0.44 2.39 v _271_/X (sky130_fd_sc_hd__o31a_2)
6 0.03 _095_ (net)
0.11 0.00 2.38 v _285_/A (sky130_fd_sc_hd__and3_2)
0.04 0.20 2.58 v _285_/X (sky130_fd_sc_hd__and3_2)
0.11 0.00 2.39 v _285_/A (sky130_fd_sc_hd__and3_2)
0.03 0.20 2.59 v _285_/X (sky130_fd_sc_hd__and3_2)
1 0.00 _109_ (net)
0.04 0.00 2.58 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.07 0.26 2.84 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
0.03 0.00 2.59 v _291_/A_N (sky130_fd_sc_hd__and3b_2)
0.08 0.26 2.86 ^ _291_/X (sky130_fd_sc_hd__and3b_2)
3 0.01 _115_ (net)
0.07 0.00 2.84 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.00 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
0.08 0.00 2.86 ^ _292_/B1 (sky130_fd_sc_hd__o31a_2)
0.05 0.16 3.01 ^ _292_/X (sky130_fd_sc_hd__o31a_2)
2 0.01 _116_ (net)
0.05 0.00 3.00 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.14 0.19 3.19 ^ _293_/X (sky130_fd_sc_hd__buf_2)
0.05 0.00 3.01 ^ _293_/A (sky130_fd_sc_hd__buf_2)
0.15 0.20 3.21 ^ _293_/X (sky130_fd_sc_hd__buf_2)
7 0.03 _117_ (net)
0.14 0.00 3.19 ^ _314_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.55 v _314_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _137_ (net)
0.05 0.00 3.55 v _315_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.67 v _315_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _036_ (net)
0.02 0.00 3.67 v _468_/D (sky130_fd_sc_hd__dfrtp_2)
3.67 data arrival time
0.15 0.00 3.21 ^ _317_/S (sky130_fd_sc_hd__mux2_2)
0.05 0.36 3.57 v _317_/X (sky130_fd_sc_hd__mux2_2)
1 0.00 _139_ (net)
0.05 0.00 3.57 v _318_/A (sky130_fd_sc_hd__buf_2)
0.02 0.12 3.69 v _318_/X (sky130_fd_sc_hd__buf_2)
1 0.00 _035_ (net)
0.02 0.00 3.69 v _467_/D (sky130_fd_sc_hd__dfrtp_2)
3.69 data arrival time
6.67 6.67 clock pll_control_clock (rise edge)
0.00 6.67 clock source latency
0.09 0.00 6.67 ^ ringosc.ibufp01/Y (sky130_fd_sc_hd__clkinv_8)
24 0.08 pll_control.clock (net)
0.10 0.00 6.67 ^ _468_/CLK (sky130_fd_sc_hd__dfrtp_2)
0.09 0.01 6.67 ^ _467_/CLK (sky130_fd_sc_hd__dfrtp_2)
-0.25 6.42 clock uncertainty
0.00 6.42 clock reconvergence pessimism
-0.09 6.33 library setup time
-0.10 6.33 library setup time
6.33 data required time
-----------------------------------------------------------------------------
6.33 data required time
-3.67 data arrival time
-3.69 data arrival time
-----------------------------------------------------------------------------
2.65 slack (MET)
2.64 slack (MET)

View File

@ -8,12 +8,13 @@ Pin Limit Fanout Slack
---------------------------------------------------------
ringosc.ibufp01/Y 7 24 -17 (VIOLATED)
dco 7 14 -7 (VIOLATED)
_390_/X 7 14 -7 (VIOLATED)
div[3] 7 8 (VIOLATED)
_426_/X 7 8 (VIOLATED)
===========================================================================
max slew violation count 0
max fanout violation count 4
max fanout violation count 5
max cap violation count 0
============================================================================

View File

@ -2,7 +2,7 @@
===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 2.65
worst slack 2.64
===========================================================================
report_worst_slack -min (Hold)

View File

@ -1,38 +1,38 @@
OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef at line 930.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef at line 930.
[INFO ODB-0223] Created 13 technology layers
[INFO ODB-0224] Created 25 technology vias
[INFO ODB-0225] Created 441 library cells
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
[INFO ODB-0128] Design: digital_pll
[INFO ODB-0130] Created 39 pins.
[INFO ODB-0131] Created 575 components and 3417 component-terminals.
[INFO ODB-0132] Created 2 special nets and 2200 connections.
[INFO ODB-0133] Created 371 nets and 1216 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0131] Created 1093 components and 5448 component-terminals.
[INFO ODB-0132] Created 2 special nets and 4222 connections.
[INFO ODB-0133] Created 371 nets and 1225 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
[INFO]: Setting RC values...
[INFO PSM-0002] Output voltage file is specified as: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/22-irdrop.rpt.
[INFO PSM-0002] Output voltage file is specified as: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/22-irdrop.rpt.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VPWR is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 63.940 or core height of 62.560. Changing bump location to the center of the die at (37.490, 36.720).
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 88.780 or core height of 62.560. Changing bump location to the center of the die at (49.910, 36.720).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (37.490um, 36.720um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (21.840um, 21.850um).
[INFO PSM-0031] Number of PDN nodes on net VPWR = 268.
[WARNING PSM-0030] VSRC location at (49.910um, 36.720um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (61.840um, 21.850um).
[INFO PSM-0031] Number of PDN nodes on net VPWR = 292.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VPWR are connected.
########## IR report #################
Worstcase voltage: 1.80e+00 V
Average IR drop : 8.13e-10 V
Worstcase IR drop: 1.20e-09 V
Average IR drop : 1.10e-09 V
Worstcase IR drop: 1.69e-09 V
######################################

File diff suppressed because it is too large Load Diff

View File

@ -16,56 +16,60 @@ Warning: Calma reading is not undoable! I hope that's OK.
Library written using GDS-II Release 3.0
Library name: digital_pll
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__nand2_2".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__dfrtp_2".
Reading "sky130_fd_sc_hd__o21ai_2".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__and2_2".
Reading "sky130_fd_sc_hd__xnor2_2".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__a21boi_2".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__mux2_2".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__nand3b_2".
Reading "sky130_fd_sc_hd__o21ai_2".
Reading "sky130_fd_sc_hd__nand3_2".
Reading "sky130_fd_sc_hd__nand2b_2".
Reading "sky130_fd_sc_hd__and4b_2".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__a21oi_2".
Reading "sky130_fd_sc_hd__clkinv_8".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__a21o_2".
Reading "sky130_fd_sc_hd__dfrtp_2".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__xor2_2".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__einvp_1".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__nand3_2".
Reading "sky130_fd_sc_hd__xnor2_2".
Reading "sky130_fd_sc_hd__a21boi_2".
Reading "sky130_ef_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__nand3b_2".
Reading "sky130_fd_sc_hd__and2_2".
Reading "sky130_fd_sc_hd__a21oi_2".
Reading "sky130_fd_sc_hd__and3_2".
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__einvp_2".
Reading "sky130_fd_sc_hd__o21a_2".
Reading "sky130_fd_sc_hd__clkinv_2".
Reading "sky130_fd_sc_hd__clkinv_1".
Reading "sky130_fd_sc_hd__einvn_8".
Reading "sky130_fd_sc_hd__o211a_2".
Reading "sky130_fd_sc_hd__o22a_2".
Reading "sky130_fd_sc_hd__einvn_4".
Reading "sky130_fd_sc_hd__nand2b_2".
Reading "sky130_fd_sc_hd__a211o_2".
Reading "sky130_fd_sc_hd__o2bb2a_2".
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__and4b_2".
Reading "sky130_fd_sc_hd__o21a_2".
Reading "sky130_fd_sc_hd__o211a_2".
Reading "sky130_fd_sc_hd__a21o_2".
Reading "sky130_fd_sc_hd__einvp_1".
Reading "sky130_fd_sc_hd__clkinv_2".
Reading "sky130_fd_sc_hd__clkinv_8".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__clkinv_1".
Reading "sky130_fd_sc_hd__o32a_2".
Reading "sky130_fd_sc_hd__a31o_2".
Reading "sky130_fd_sc_hd__einvp_2".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__o31a_2".
Reading "sky130_fd_sc_hd__a32o_2".
Reading "sky130_fd_sc_hd__o22a_2".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__einvn_8".
Reading "sky130_fd_sc_hd__o2111a_2".
Reading "sky130_fd_sc_hd__nand4b_2".
Reading "sky130_fd_sc_hd__nand4_2".
Reading "sky130_fd_sc_hd__and3b_2".
Reading "sky130_fd_sc_hd__o2bb2a_2".
Reading "sky130_fd_sc_hd__einvn_4".
Reading "sky130_fd_sc_hd__o21ba_2".
Reading "sky130_fd_sc_hd__nand4b_2".
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__a32o_2".
Reading "sky130_fd_sc_hd__and3b_2".
Reading "sky130_fd_sc_hd__nand4_2".
Reading "sky130_fd_sc_hd__a22o_2".
Reading "sky130_fd_sc_hd__and2b_2".
Reading "sky130_fd_sc_hd__o221a_2".
Reading "digital_pll".
[INFO]: Wrote /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/gds_ptrs.mag including GDS pointers.
[INFO]: Wrote /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/gds_ptrs.mag including GDS pointers.

View File

@ -41,69 +41,73 @@ LEF read, Line 253 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ig
LEF read, Line 290 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 291 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 797 lines.
Reading DEF data from file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def.
Reading DEF data from file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def.
This action cannot be undone.
Processed 4 vias total.
Processed 575 subcell instances total.
Processed 1093 subcell instances total.
Processed 39 pins total.
Processed 2 special nets total.
Processed 371 nets total.
DEF read: Processed 7413 lines.
DEF read: Processed 7531 lines.
Root cell box:
width x height ( llx, lly ), ( urx, ury ) area (units^2)
microns: 75.000 x 75.000 ( 0.000, 0.000), ( 75.000, 75.000) 5625.000
lambda: 7500.00 x 7500.00 ( 0.00, 0.00 ), ( 7500.00, 7500.00) 56250000.00
internal: 15000 x 15000 ( 0, 0 ), ( 15000, 15000) 225000000
microns: 100.000 x 75.000 ( 0.000, 0.000), ( 100.000, 75.000) 7500.000
lambda: 10000.00 x 7500.00 ( 0.00, 0.00 ), ( 10000.00, 7500.00) 75000000.00
internal: 20000 x 15000 ( 0, 0 ), ( 20000, 15000) 300000000
Generating output for cell sky130_fd_sc_hd__fill_1
Generating output for cell sky130_fd_sc_hd__fill_2
Generating output for cell sky130_fd_sc_hd__decap_4
Generating output for cell sky130_fd_sc_hd__decap_3
Generating output for cell sky130_fd_sc_hd__nand2_2
Generating output for cell sky130_fd_sc_hd__nor2_2
Generating output for cell sky130_fd_sc_hd__dfrtp_2
Generating output for cell sky130_fd_sc_hd__o21ai_2
Generating output for cell sky130_fd_sc_hd__clkbuf_16
Generating output for cell sky130_fd_sc_hd__tapvpwrvgnd_1
Generating output for cell sky130_fd_sc_hd__and2_2
Generating output for cell sky130_fd_sc_hd__xnor2_2
Generating output for cell sky130_fd_sc_hd__diode_2
Generating output for cell sky130_fd_sc_hd__a21boi_2
Generating output for cell sky130_fd_sc_hd__buf_2
Generating output for cell sky130_fd_sc_hd__inv_2
Generating output for cell sky130_fd_sc_hd__mux2_2
Generating output for cell sky130_fd_sc_hd__fill_2
Generating output for cell sky130_fd_sc_hd__nand3b_2
Generating output for cell sky130_fd_sc_hd__o21ai_2
Generating output for cell sky130_fd_sc_hd__nand3_2
Generating output for cell sky130_fd_sc_hd__nand2b_2
Generating output for cell sky130_fd_sc_hd__and4b_2
Generating output for cell sky130_fd_sc_hd__conb_1
Generating output for cell sky130_fd_sc_hd__a21oi_2
Generating output for cell sky130_fd_sc_hd__clkinv_8
Generating output for cell sky130_fd_sc_hd__clkbuf_1
Generating output for cell sky130_fd_sc_hd__a21o_2
Generating output for cell sky130_fd_sc_hd__dfrtp_2
Generating output for cell sky130_fd_sc_hd__nor2_2
Generating output for cell sky130_fd_sc_hd__buf_2
Generating output for cell sky130_fd_sc_hd__diode_2
Generating output for cell sky130_fd_sc_hd__inv_2
Generating output for cell sky130_fd_sc_hd__xor2_2
Generating output for cell sky130_fd_sc_hd__or2_2
Generating output for cell sky130_fd_sc_hd__einvp_1
Generating output for cell sky130_fd_sc_hd__decap_6
Generating output for cell sky130_fd_sc_hd__nand3_2
Generating output for cell sky130_fd_sc_hd__xnor2_2
Generating output for cell sky130_fd_sc_hd__a21boi_2
Generating output for cell sky130_ef_sc_hd__decap_12
Generating output for cell sky130_fd_sc_hd__nand3b_2
Generating output for cell sky130_fd_sc_hd__and2_2
Generating output for cell sky130_fd_sc_hd__a21oi_2
Generating output for cell sky130_fd_sc_hd__and3_2
Generating output for cell sky130_fd_sc_hd__clkbuf_2
Generating output for cell sky130_fd_sc_hd__einvp_2
Generating output for cell sky130_fd_sc_hd__o21a_2
Generating output for cell sky130_fd_sc_hd__clkinv_2
Generating output for cell sky130_fd_sc_hd__clkinv_1
Generating output for cell sky130_fd_sc_hd__einvn_8
Generating output for cell sky130_fd_sc_hd__o211a_2
Generating output for cell sky130_fd_sc_hd__o22a_2
Generating output for cell sky130_fd_sc_hd__einvn_4
Generating output for cell sky130_fd_sc_hd__nand2b_2
Generating output for cell sky130_fd_sc_hd__a211o_2
Generating output for cell sky130_fd_sc_hd__o2bb2a_2
Generating output for cell sky130_fd_sc_hd__decap_8
Generating output for cell sky130_fd_sc_hd__and4b_2
Generating output for cell sky130_fd_sc_hd__o21a_2
Generating output for cell sky130_fd_sc_hd__o211a_2
Generating output for cell sky130_fd_sc_hd__a21o_2
Generating output for cell sky130_fd_sc_hd__einvp_1
Generating output for cell sky130_fd_sc_hd__clkinv_2
Generating output for cell sky130_fd_sc_hd__clkinv_8
Generating output for cell sky130_fd_sc_hd__conb_1
Generating output for cell sky130_fd_sc_hd__clkinv_1
Generating output for cell sky130_fd_sc_hd__o32a_2
Generating output for cell sky130_fd_sc_hd__a31o_2
Generating output for cell sky130_fd_sc_hd__einvp_2
Generating output for cell sky130_fd_sc_hd__clkbuf_1
Generating output for cell sky130_fd_sc_hd__o31a_2
Generating output for cell sky130_fd_sc_hd__a32o_2
Generating output for cell sky130_fd_sc_hd__o22a_2
Generating output for cell sky130_fd_sc_hd__or2_2
Generating output for cell sky130_fd_sc_hd__einvn_8
Generating output for cell sky130_fd_sc_hd__o2111a_2
Generating output for cell sky130_fd_sc_hd__nand4b_2
Generating output for cell sky130_fd_sc_hd__nand4_2
Generating output for cell sky130_fd_sc_hd__and3b_2
Generating output for cell sky130_fd_sc_hd__o2bb2a_2
Generating output for cell sky130_fd_sc_hd__einvn_4
Generating output for cell sky130_fd_sc_hd__o21ba_2
Generating output for cell sky130_fd_sc_hd__nand4b_2
Generating output for cell sky130_fd_sc_hd__clkbuf_2
Generating output for cell sky130_fd_sc_hd__a32o_2
Generating output for cell sky130_fd_sc_hd__and3b_2
Generating output for cell sky130_fd_sc_hd__nand4_2
Generating output for cell sky130_fd_sc_hd__a22o_2
Generating output for cell sky130_fd_sc_hd__and2b_2
Generating output for cell sky130_fd_sc_hd__o221a_2

View File

@ -44,163 +44,175 @@ LEF read: Processed 797 lines.
digital_pll: 10000 rects
digital_pll: 20000 rects
[INFO]: Writing abstract LEF
Generating LEF output /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/digital_pll.lef for cell digital_pll:
Generating LEF output /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/digital_pll.lef for cell digital_pll:
Diagnostic: Write LEF header for cell digital_pll
Diagnostic: Writing LEF output for cell digital_pll
Warning: Parent cell lists instance of "sky130_fd_sc_hd__einvp_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__einvp_1.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__einvp_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__einvp_1.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__einvp_1.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkinv_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__clkinv_1.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkinv_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__clkinv_1.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkinv_1.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__einvn_4" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__einvn_4.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__einvn_4" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__einvn_4.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__einvn_4.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__einvn_8" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__einvn_8.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__einvn_8" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__einvn_8.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__einvn_8.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__einvp_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__einvp_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__einvp_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__einvp_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__einvp_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__clkbuf_1.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__clkbuf_1.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_1.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__or2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__or2_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__or2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__or2_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__conb_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__conb_1.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__conb_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__conb_1.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__conb_1.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkinv_8" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__clkinv_8.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkinv_8" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__clkinv_8.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkinv_8.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkinv_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__clkinv_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkinv_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__clkinv_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkinv_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__clkbuf_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__clkbuf_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_16" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__clkbuf_16.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_16" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__clkbuf_16.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_16.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__dfrtp_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__dfrtp_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__dfrtp_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__dfrtp_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dfrtp_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nor2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__nor2_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nor2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__nor2_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__buf_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__buf_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__buf_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__buf_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__nand2_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__nand2_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand2_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a22o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__a22o_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a22o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__a22o_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a22o_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a21o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__a21o_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a21o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__a21o_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21o_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a32o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__a32o_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a32o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__a32o_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a32o_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand3_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__nand3_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand3_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__nand3_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand3_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o31a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o31a_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o31a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o31a_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o31a_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o21ai_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o21ai_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o21ai_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o21ai_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21ai_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o2111a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o2111a_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o2111a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o2111a_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2111a_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o211a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o211a_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o211a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o211a_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o211a_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o22a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o22a_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o22a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o22a_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22a_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o221a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o221a_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o221a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o221a_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221a_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and3_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__and3_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and3_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__and3_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and3_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand3b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__nand3b_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand3b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__nand3b_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand3b_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand2b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__nand2b_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand2b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__nand2b_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand2b_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__and2_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__and2_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and2_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and3b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__and3b_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and3b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__and3b_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and3b_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a211o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__a211o_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a211o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__a211o_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a211o_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o21a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o21a_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o21a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o21a_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21a_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a21oi_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__a21oi_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a21oi_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__a21oi_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21oi_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__inv_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__inv_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__inv_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__inv_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__inv_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and2b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__and2b_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and2b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__and2b_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and2b_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__mux2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__mux2_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__mux2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__mux2_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux2_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a21boi_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__a21boi_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a21boi_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__a21boi_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21boi_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__xnor2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__xnor2_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__xnor2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__xnor2_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__xnor2_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__xor2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__xor2_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__xor2_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__xor2_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__xor2_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o2bb2a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o2bb2a_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o2bb2a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o2bb2a_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2bb2a_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand4b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__nand4b_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand4b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__nand4b_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand4b_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and4b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__and4b_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__and4b_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__and4b_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and4b_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand4_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__nand4_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__nand4_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__nand4_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand4_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o21ba_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o21ba_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o21ba_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o21ba_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21ba_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a31o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__a31o_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__a31o_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__a31o_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a31o_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o32a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__o32a_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__o32a_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__o32a_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o32a_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__tapvpwrvgnd_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__tapvpwrvgnd_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__decap_3" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__decap_3.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__decap_3" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__decap_3.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_3.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__fill_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__fill_1.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_1.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__decap_4" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__decap_4.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_4.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__fill_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__fill_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__fill_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__fill_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_2.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__diode_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/sky130_fd_sc_hd__diode_2.mag.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__fill_1" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__fill_1.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_1.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__decap_8" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__decap_8.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_8.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__decap_6" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__decap_6.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_6.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_ef_sc_hd__decap_12" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_ef_sc_hd__decap_12.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_ef_sc_hd__decap_12.mag.
The discovered version will be used.
Warning: Parent cell lists instance of "sky130_fd_sc_hd__diode_2" at bad file path /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/sky130_fd_sc_hd__diode_2.mag.
The cell exists in the search paths at /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__diode_2.mag.
The discovered version will be used.
Diagnostic: Scale value is 0.005000

View File

@ -12,7 +12,7 @@ The following types are not handled by extraction and will be treated as non-ele
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Using technology "sky130A", version 1.0.341-2-gde752ec
Reading LEF data from file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/digital_pll.lef.
Reading LEF data from file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/digital_pll.lef.
This action cannot be undone.
LEF read: Processed 405 lines.
LEF read: Processed 399 lines.
[INFO]: DONE GENERATING MAGLEF VIEW

View File

@ -1,10 +1,10 @@
Input: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
Output: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/digital_pll.klayout.gds
Input: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
Output: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/digital_pll.klayout.gds
Design: digital_pll
Technology File: /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/klayout/tech/sky130A.lyt
GDS File List: ['/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds']
LEF File: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef
LEF File: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef
[INFO] Clearing cells...
[INFO] Merging GDS files...
@ -13,5 +13,5 @@ LEF File: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tm
WARNING: no fill config file specified
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/digital_pll.klayout.gds'
[INFO] Writing out GDS '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/digital_pll.klayout.gds'
[INFO] Done.

File diff suppressed because it is too large Load Diff

View File

@ -1 +1 @@
Total XOR differences = 20043
Total XOR differences = 18953

View File

@ -41,66 +41,72 @@ LEF read, Line 253 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ig
LEF read, Line 290 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 291 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 797 lines.
Reading DEF data from file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def.
Reading DEF data from file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def.
This action cannot be undone.
Processed 4 vias total.
Processed 575 subcell instances total.
Processed 1093 subcell instances total.
Processed 39 pins total.
Processed 2 special nets total.
Processed 371 nets total.
DEF read: Processed 7413 lines.
DEF read: Processed 7531 lines.
Processing digital_pll
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:
Extracting sky130_fd_sc_hd__nand2_2 into sky130_fd_sc_hd__nand2_2.ext:
Extracting sky130_fd_sc_hd__nor2_2 into sky130_fd_sc_hd__nor2_2.ext:
Extracting sky130_fd_sc_hd__dfrtp_2 into sky130_fd_sc_hd__dfrtp_2.ext:
Extracting sky130_fd_sc_hd__o21ai_2 into sky130_fd_sc_hd__o21ai_2.ext:
Extracting sky130_fd_sc_hd__clkbuf_16 into sky130_fd_sc_hd__clkbuf_16.ext:
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:
Extracting sky130_fd_sc_hd__and2_2 into sky130_fd_sc_hd__and2_2.ext:
Extracting sky130_fd_sc_hd__xnor2_2 into sky130_fd_sc_hd__xnor2_2.ext:
Extracting sky130_fd_sc_hd__diode_2 into sky130_fd_sc_hd__diode_2.ext:
Extracting sky130_fd_sc_hd__a21boi_2 into sky130_fd_sc_hd__a21boi_2.ext:
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:
Extracting sky130_fd_sc_hd__mux2_2 into sky130_fd_sc_hd__mux2_2.ext:
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__nand3b_2 into sky130_fd_sc_hd__nand3b_2.ext:
Extracting sky130_fd_sc_hd__o21ai_2 into sky130_fd_sc_hd__o21ai_2.ext:
Extracting sky130_fd_sc_hd__nand3_2 into sky130_fd_sc_hd__nand3_2.ext:
Extracting sky130_fd_sc_hd__nand2b_2 into sky130_fd_sc_hd__nand2b_2.ext:
Extracting sky130_fd_sc_hd__and4b_2 into sky130_fd_sc_hd__and4b_2.ext:
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:
Extracting sky130_fd_sc_hd__a21oi_2 into sky130_fd_sc_hd__a21oi_2.ext:
Extracting sky130_fd_sc_hd__clkinv_8 into sky130_fd_sc_hd__clkinv_8.ext:
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:
Extracting sky130_fd_sc_hd__a21o_2 into sky130_fd_sc_hd__a21o_2.ext:
Extracting sky130_fd_sc_hd__dfrtp_2 into sky130_fd_sc_hd__dfrtp_2.ext:
Extracting sky130_fd_sc_hd__nor2_2 into sky130_fd_sc_hd__nor2_2.ext:
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:
Extracting sky130_fd_sc_hd__diode_2 into sky130_fd_sc_hd__diode_2.ext:
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:
Extracting sky130_fd_sc_hd__xor2_2 into sky130_fd_sc_hd__xor2_2.ext:
Extracting sky130_fd_sc_hd__or2_2 into sky130_fd_sc_hd__or2_2.ext:
Extracting sky130_fd_sc_hd__einvp_1 into sky130_fd_sc_hd__einvp_1.ext:
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:
Extracting sky130_fd_sc_hd__nand3_2 into sky130_fd_sc_hd__nand3_2.ext:
Extracting sky130_fd_sc_hd__xnor2_2 into sky130_fd_sc_hd__xnor2_2.ext:
Extracting sky130_fd_sc_hd__a21boi_2 into sky130_fd_sc_hd__a21boi_2.ext:
Extracting sky130_ef_sc_hd__decap_12 into sky130_ef_sc_hd__decap_12.ext:
Extracting sky130_fd_sc_hd__nand3b_2 into sky130_fd_sc_hd__nand3b_2.ext:
Extracting sky130_fd_sc_hd__and2_2 into sky130_fd_sc_hd__and2_2.ext:
Extracting sky130_fd_sc_hd__a21oi_2 into sky130_fd_sc_hd__a21oi_2.ext:
Extracting sky130_fd_sc_hd__and3_2 into sky130_fd_sc_hd__and3_2.ext:
Extracting sky130_fd_sc_hd__clkbuf_2 into sky130_fd_sc_hd__clkbuf_2.ext:
Extracting sky130_fd_sc_hd__einvp_2 into sky130_fd_sc_hd__einvp_2.ext:
Extracting sky130_fd_sc_hd__o21a_2 into sky130_fd_sc_hd__o21a_2.ext:
Extracting sky130_fd_sc_hd__clkinv_2 into sky130_fd_sc_hd__clkinv_2.ext:
Extracting sky130_fd_sc_hd__clkinv_1 into sky130_fd_sc_hd__clkinv_1.ext:
Extracting sky130_fd_sc_hd__einvn_8 into sky130_fd_sc_hd__einvn_8.ext:
Extracting sky130_fd_sc_hd__o211a_2 into sky130_fd_sc_hd__o211a_2.ext:
Extracting sky130_fd_sc_hd__o22a_2 into sky130_fd_sc_hd__o22a_2.ext:
Extracting sky130_fd_sc_hd__einvn_4 into sky130_fd_sc_hd__einvn_4.ext:
Extracting sky130_fd_sc_hd__nand2b_2 into sky130_fd_sc_hd__nand2b_2.ext:
Extracting sky130_fd_sc_hd__a211o_2 into sky130_fd_sc_hd__a211o_2.ext:
Extracting sky130_fd_sc_hd__o2bb2a_2 into sky130_fd_sc_hd__o2bb2a_2.ext:
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:
Extracting sky130_fd_sc_hd__and4b_2 into sky130_fd_sc_hd__and4b_2.ext:
Extracting sky130_fd_sc_hd__o21a_2 into sky130_fd_sc_hd__o21a_2.ext:
Extracting sky130_fd_sc_hd__o211a_2 into sky130_fd_sc_hd__o211a_2.ext:
Extracting sky130_fd_sc_hd__a21o_2 into sky130_fd_sc_hd__a21o_2.ext:
Extracting sky130_fd_sc_hd__einvp_1 into sky130_fd_sc_hd__einvp_1.ext:
Extracting sky130_fd_sc_hd__clkinv_2 into sky130_fd_sc_hd__clkinv_2.ext:
Extracting sky130_fd_sc_hd__clkinv_8 into sky130_fd_sc_hd__clkinv_8.ext:
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:
Extracting sky130_fd_sc_hd__clkinv_1 into sky130_fd_sc_hd__clkinv_1.ext:
Extracting sky130_fd_sc_hd__o32a_2 into sky130_fd_sc_hd__o32a_2.ext:
Extracting sky130_fd_sc_hd__a31o_2 into sky130_fd_sc_hd__a31o_2.ext:
Extracting sky130_fd_sc_hd__einvp_2 into sky130_fd_sc_hd__einvp_2.ext:
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:
Extracting sky130_fd_sc_hd__o31a_2 into sky130_fd_sc_hd__o31a_2.ext:
Extracting sky130_fd_sc_hd__a32o_2 into sky130_fd_sc_hd__a32o_2.ext:
Extracting sky130_fd_sc_hd__o22a_2 into sky130_fd_sc_hd__o22a_2.ext:
Extracting sky130_fd_sc_hd__or2_2 into sky130_fd_sc_hd__or2_2.ext:
Extracting sky130_fd_sc_hd__einvn_8 into sky130_fd_sc_hd__einvn_8.ext:
Extracting sky130_fd_sc_hd__o2111a_2 into sky130_fd_sc_hd__o2111a_2.ext:
Extracting sky130_fd_sc_hd__nand4b_2 into sky130_fd_sc_hd__nand4b_2.ext:
Extracting sky130_fd_sc_hd__nand4_2 into sky130_fd_sc_hd__nand4_2.ext:
Extracting sky130_fd_sc_hd__and3b_2 into sky130_fd_sc_hd__and3b_2.ext:
Extracting sky130_fd_sc_hd__o2bb2a_2 into sky130_fd_sc_hd__o2bb2a_2.ext:
Extracting sky130_fd_sc_hd__einvn_4 into sky130_fd_sc_hd__einvn_4.ext:
Extracting sky130_fd_sc_hd__o21ba_2 into sky130_fd_sc_hd__o21ba_2.ext:
Extracting sky130_fd_sc_hd__nand4b_2 into sky130_fd_sc_hd__nand4b_2.ext:
Extracting sky130_fd_sc_hd__clkbuf_2 into sky130_fd_sc_hd__clkbuf_2.ext:
Extracting sky130_fd_sc_hd__a32o_2 into sky130_fd_sc_hd__a32o_2.ext:
Extracting sky130_fd_sc_hd__and3b_2 into sky130_fd_sc_hd__and3b_2.ext:
Extracting sky130_fd_sc_hd__nand4_2 into sky130_fd_sc_hd__nand4_2.ext:
Extracting sky130_fd_sc_hd__a22o_2 into sky130_fd_sc_hd__a22o_2.ext:
Extracting sky130_fd_sc_hd__and2b_2 into sky130_fd_sc_hd__and2b_2.ext:
Extracting sky130_fd_sc_hd__o221a_2 into sky130_fd_sc_hd__o221a_2.ext:
Extracting digital_pll into digital_pll.ext:
digital_pll: 34 errors
Total of 34 errors (check feedback entries).
exttospice finished.

View File

@ -1,25 +1,25 @@
OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef at line 930.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef at line 930.
[INFO ODB-0223] Created 13 technology layers
[INFO ODB-0224] Created 25 technology vias
[INFO ODB-0225] Created 441 library cells
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0226] Finished LEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
[INFO ODB-0128] Design: digital_pll
[INFO ODB-0130] Created 39 pins.
[INFO ODB-0131] Created 575 components and 3417 component-terminals.
[INFO ODB-0132] Created 2 special nets and 2200 connections.
[INFO ODB-0133] Created 371 nets and 1216 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.def
[INFO ODB-0131] Created 1093 components and 5448 component-terminals.
[INFO ODB-0132] Created 2 special nets and 4222 connections.
[INFO ODB-0133] Created 371 nets and 1225 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
Top-level design name: digital_pll
Found default power net 'VPWR'
Found default ground net 'VGND'
Found 1 power ports.
Found 1 ground ports.
Modified power connections of 575/575 cells.
Modified power connections of 1093/1093 cells.

View File

@ -1,8 +1,8 @@
OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.odb
Reading /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.odb
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing netlist to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/26-digital_pll.nl.v...
Writing powered netlist to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/26-digital_pll.pnl.v...
Writing netlist to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/26-digital_pll.nl.v...
Writing powered netlist to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/26-digital_pll.pnl.v...

View File

@ -0,0 +1,3 @@
LVS reports no net, device, pin, or property mismatches.
Total errors = 0

View File

@ -42,103 +42,15 @@
{
"pins": [
[
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
"VPWR"
], [
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
]
]
},
{
"pins": [
[
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
], [
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
]
]
},
{
"pins": [
[
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
], [
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
]
]
},
{
"pins": [
[
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"X"
], [
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"X"
]
]
},
{
"pins": [
[
"A1",
"A2",
"B1",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
], [
"A1",
"A2",
"B1",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
"VPWR"
]
]
},
@ -157,6 +69,67 @@
]
]
},
{
"pins": [
[
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
], [
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
]
]
},
{
"pins": [
[
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
], [
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
]
]
},
{
"pins": [
[
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
], [
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
]
]
},
{
"pins": [
[
@ -167,7 +140,7 @@
"VNB",
"VPB",
"VPWR",
"X"
"Y"
], [
"A1",
"A2",
@ -176,6 +149,25 @@
"VNB",
"VPB",
"VPWR",
"Y"
]
]
},
{
"pins": [
[
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"X"
], [
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"X"
]
]
@ -201,6 +193,44 @@
]
]
},
{
"pins": [
[
"A1",
"A2",
"B1",
"VGND",
"VNB",
"VPB",
"VPWR",
"X"
], [
"A1",
"A2",
"B1",
"VGND",
"VNB",
"VPB",
"VPWR",
"X"
]
]
},
{
"pins": [
[
"VGND",
"VNB",
"VPB",
"VPWR"
], [
"VGND",
"VNB",
"VPB",
"VPWR"
]
]
},
{
"pins": [
[
@ -239,6 +269,17 @@
]
]
},
{
"pins": [
[
"VGND",
"VPWR"
], [
"VGND",
"VPWR"
]
]
},
{
"pins": [
[
@ -266,6 +307,25 @@
]
]
},
{
"pins": [
[
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
], [
"A",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
]
]
},
{
"pins": [
[
@ -293,6 +353,7 @@
"pins": [
[
"A",
"B",
"VGND",
"VNB",
"VPB",
@ -300,6 +361,7 @@
"Y"
], [
"A",
"B",
"VGND",
"VNB",
"VPB",
@ -331,27 +393,6 @@
]
]
},
{
"pins": [
[
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
], [
"A",
"B",
"VGND",
"VNB",
"VPB",
"VPWR",
"Y"
]
]
},
{
"pins": [
[
@ -423,6 +464,21 @@
]
]
},
{
"pins": [
[
"VGND",
"VNB",
"VPB",
"VPWR"
], [
"VGND",
"VNB",
"VPB",
"VPWR"
]
]
},
{
"pins": [
[
@ -718,21 +774,6 @@
]
]
},
{
"pins": [
[
"VGND",
"VNB",
"VPB",
"VPWR"
], [
"VGND",
"VNB",
"VPB",
"VPWR"
]
]
},
{
"pins": [
[
@ -806,9 +847,13 @@
"pins": [
[
"VGND",
"VNB",
"VPB",
"VPWR"
], [
"VGND",
"VNB",
"VPB",
"VPWR"
]
]
@ -1001,6 +1046,21 @@
]
]
},
{
"pins": [
[
"VGND",
"VNB",
"VPB",
"VPWR"
], [
"VGND",
"VNB",
"VPB",
"VPWR"
]
]
},
{
"pins": [
[
@ -1134,26 +1194,30 @@
],
"devices": [
[
["sky130_fd_sc_hd__fill_1", 1],
["sky130_fd_sc_hd__a211o_2", 3],
["sky130_fd_sc_hd__nor2_2", 42],
["sky130_fd_sc_hd__xnor2_2", 11],
["sky130_fd_sc_hd__clkinv_1", 13],
["sky130_fd_sc_hd__buf_2", 32],
["sky130_fd_sc_hd__o21ai_2", 6],
["sky130_fd_sc_hd__fill_2", 1],
["sky130_fd_sc_hd__o21a_2", 5],
["sky130_fd_sc_hd__a211o_2", 3],
["sky130_fd_sc_hd__decap_4", 1],
["sky130_fd_sc_hd__fill_1", 1],
["sky130_fd_sc_hd__xnor2_2", 11],
["sky130_fd_sc_hd__nor2_2", 42],
["sky130_fd_sc_hd__clkinv_1", 13],
["sky130_fd_sc_hd__o21ai_2", 6],
["sky130_fd_sc_hd__buf_2", 32],
["sky130_fd_sc_hd__einvp_2", 26],
["sky130_fd_sc_hd__diode_2", 35],
["sky130_fd_sc_hd__o21a_2", 5],
["sky130_fd_sc_hd__decap_3", 1],
["sky130_fd_sc_hd__diode_2", 37],
["sky130_fd_sc_hd__einvn_8", 13],
["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
["sky130_fd_sc_hd__o2111a_2", 2],
["sky130_fd_sc_hd__mux2_2", 11],
["sky130_fd_sc_hd__inv_2", 13],
["sky130_fd_sc_hd__a21o_2", 14],
["sky130_fd_sc_hd__mux2_2", 11],
["sky130_fd_sc_hd__nand2_2", 20],
["sky130_fd_sc_hd__a21o_2", 14],
["sky130_fd_sc_hd__einvn_4", 13],
["sky130_fd_sc_hd__o31a_2", 4],
["sky130_fd_sc_hd__o211a_2", 7],
["sky130_fd_sc_hd__decap_6", 1],
["sky130_fd_sc_hd__and2_2", 14],
["sky130_fd_sc_hd__clkbuf_2", 12],
["sky130_fd_sc_hd__and3b_2", 2],
@ -1167,11 +1231,10 @@
["sky130_fd_sc_hd__nand2b_2", 7],
["sky130_fd_sc_hd__a21boi_2", 1],
["sky130_fd_sc_hd__a32o_2", 6],
["sky130_fd_sc_hd__decap_3", 1],
["sky130_fd_sc_hd__dfrtp_2", 23],
["sky130_fd_sc_hd__o2bb2a_2", 1],
["sky130_fd_sc_hd__einvp_1", 1],
["sky130_fd_sc_hd__tapvpwrvgnd_1", 1],
["sky130_ef_sc_hd__decap_12", 1],
["sky130_fd_sc_hd__a21oi_2", 5],
["sky130_fd_sc_hd__and4b_2", 2],
["sky130_fd_sc_hd__o221a_2", 1],
@ -1180,6 +1243,7 @@
["sky130_fd_sc_hd__o21ba_2", 1],
["sky130_fd_sc_hd__o32a_2", 1],
["sky130_fd_sc_hd__clkbuf_16", 2],
["sky130_fd_sc_hd__decap_8", 1],
["sky130_fd_sc_hd__a31o_2", 1],
["sky130_fd_sc_hd__clkinv_2", 2],
["sky130_fd_sc_hd__clkinv_8", 2],
@ -1187,26 +1251,30 @@
["sky130_fd_sc_hd__or2_2", 1],
["sky130_fd_sc_hd__nand4_2", 1 ]
], [
["sky130_fd_sc_hd__fill_1", 1 ],
["sky130_fd_sc_hd__a211o_2", 3 ],
["sky130_fd_sc_hd__nor2_2", 42 ],
["sky130_fd_sc_hd__xnor2_2", 11 ],
["sky130_fd_sc_hd__clkinv_1", 13 ],
["sky130_fd_sc_hd__buf_2", 32 ],
["sky130_fd_sc_hd__o21ai_2", 6 ],
["sky130_fd_sc_hd__fill_2", 1 ],
["sky130_fd_sc_hd__o21a_2", 5 ],
["sky130_fd_sc_hd__a211o_2", 3 ],
["sky130_fd_sc_hd__decap_4", 1 ],
["sky130_fd_sc_hd__fill_1", 1 ],
["sky130_fd_sc_hd__xnor2_2", 11 ],
["sky130_fd_sc_hd__nor2_2", 42 ],
["sky130_fd_sc_hd__clkinv_1", 13 ],
["sky130_fd_sc_hd__o21ai_2", 6 ],
["sky130_fd_sc_hd__buf_2", 32 ],
["sky130_fd_sc_hd__einvp_2", 26 ],
["sky130_fd_sc_hd__diode_2", 35 ],
["sky130_fd_sc_hd__o21a_2", 5 ],
["sky130_fd_sc_hd__decap_3", 1 ],
["sky130_fd_sc_hd__diode_2", 37 ],
["sky130_fd_sc_hd__einvn_8", 13 ],
["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
["sky130_fd_sc_hd__o2111a_2", 2 ],
["sky130_fd_sc_hd__mux2_2", 11 ],
["sky130_fd_sc_hd__inv_2", 13 ],
["sky130_fd_sc_hd__a21o_2", 14 ],
["sky130_fd_sc_hd__mux2_2", 11 ],
["sky130_fd_sc_hd__nand2_2", 20 ],
["sky130_fd_sc_hd__a21o_2", 14 ],
["sky130_fd_sc_hd__einvn_4", 13 ],
["sky130_fd_sc_hd__o31a_2", 4 ],
["sky130_fd_sc_hd__o211a_2", 7 ],
["sky130_fd_sc_hd__decap_6", 1 ],
["sky130_fd_sc_hd__and2_2", 14 ],
["sky130_fd_sc_hd__clkbuf_2", 12 ],
["sky130_fd_sc_hd__and3b_2", 2 ],
@ -1220,11 +1288,10 @@
["sky130_fd_sc_hd__nand2b_2", 7 ],
["sky130_fd_sc_hd__a21boi_2", 1 ],
["sky130_fd_sc_hd__a32o_2", 6 ],
["sky130_fd_sc_hd__decap_3", 1 ],
["sky130_fd_sc_hd__dfrtp_2", 23 ],
["sky130_fd_sc_hd__o2bb2a_2", 1 ],
["sky130_fd_sc_hd__einvp_1", 1 ],
["sky130_fd_sc_hd__tapvpwrvgnd_1", 1 ],
["sky130_ef_sc_hd__decap_12", 1 ],
["sky130_fd_sc_hd__a21oi_2", 5 ],
["sky130_fd_sc_hd__and4b_2", 2 ],
["sky130_fd_sc_hd__o221a_2", 1 ],
@ -1233,6 +1300,7 @@
["sky130_fd_sc_hd__o21ba_2", 1 ],
["sky130_fd_sc_hd__o32a_2", 1 ],
["sky130_fd_sc_hd__clkbuf_16", 2 ],
["sky130_fd_sc_hd__decap_8", 1 ],
["sky130_fd_sc_hd__a31o_2", 1 ],
["sky130_fd_sc_hd__clkinv_2", 2 ],
["sky130_fd_sc_hd__clkinv_8", 2 ],
@ -1262,24 +1330,24 @@
"ext_trim[1]",
"ext_trim[2]",
"ext_trim[3]",
"ext_trim[5]",
"ext_trim[4]",
"ext_trim[6]",
"ext_trim[8]",
"ext_trim[10]",
"ext_trim[11]",
"ext_trim[7]",
"ext_trim[12]",
"ext_trim[14]",
"ext_trim[9]",
"ext_trim[15]",
"ext_trim[17]",
"ext_trim[4]",
"ext_trim[6]",
"ext_trim[18]",
"ext_trim[19]",
"ext_trim[20]",
"ext_trim[7]",
"ext_trim[21]",
"ext_trim[12]",
"ext_trim[13]",
"ext_trim[22]",
"ext_trim[5]",
"ext_trim[16]",
"ext_trim[23]",
"ext_trim[24]",
@ -1302,24 +1370,24 @@
"ext_trim[1]",
"ext_trim[2]",
"ext_trim[3]",
"ext_trim[5]",
"ext_trim[4]",
"ext_trim[6]",
"ext_trim[8]",
"ext_trim[10]",
"ext_trim[11]",
"ext_trim[7]",
"ext_trim[12]",
"ext_trim[14]",
"ext_trim[9]",
"ext_trim[15]",
"ext_trim[17]",
"ext_trim[4]",
"ext_trim[6]",
"ext_trim[18]",
"ext_trim[19]",
"ext_trim[20]",
"ext_trim[7]",
"ext_trim[21]",
"ext_trim[12]",
"ext_trim[13]",
"ext_trim[22]",
"ext_trim[5]",
"ext_trim[16]",
"ext_trim[23]",
"ext_trim[24]",

View File

@ -1,9 +1,9 @@
Circuit 1 cell sky130_fd_sc_hd__fill_1 and Circuit 2 cell sky130_fd_sc_hd__fill_1 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__fill_1 is a placeholder, treated as a black box.
Circuit 1 cell sky130_fd_sc_hd__fill_2 and Circuit 2 cell sky130_fd_sc_hd__fill_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__fill_2 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__fill_1 |Circuit 2: sky130_fd_sc_hd__fill_1
Circuit 1: sky130_fd_sc_hd__fill_2 |Circuit 2: sky130_fd_sc_hd__fill_2
-------------------------------------------|-------------------------------------------
VGND |VGND
VNB |VNB
@ -11,7 +11,7 @@ VPB |VPB
VPWR |VPWR
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__fill_1 and sky130_fd_sc_hd__fill_1 are equivalent.
Device classes sky130_fd_sc_hd__fill_2 and sky130_fd_sc_hd__fill_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__a211o_2 and Circuit 2 cell sky130_fd_sc_hd__a211o_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__a211o_2 is a placeholder, treated as a black box.
@ -32,22 +32,33 @@ X |X
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a211o_2 and sky130_fd_sc_hd__a211o_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__nor2_2 and Circuit 2 cell sky130_fd_sc_hd__nor2_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__nor2_2 is a placeholder, treated as a black box.
Circuit 1 cell sky130_fd_sc_hd__decap_4 and Circuit 2 cell sky130_fd_sc_hd__decap_4 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__decap_4 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_2 |Circuit 2: sky130_fd_sc_hd__nor2_2
Circuit 1: sky130_fd_sc_hd__decap_4 |Circuit 2: sky130_fd_sc_hd__decap_4
-------------------------------------------|-------------------------------------------
A |A
B |B
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
Y |Y
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_2 and sky130_fd_sc_hd__nor2_2 are equivalent.
Device classes sky130_fd_sc_hd__decap_4 and sky130_fd_sc_hd__decap_4 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__fill_1 and Circuit 2 cell sky130_fd_sc_hd__fill_1 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__fill_1 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__fill_1 |Circuit 2: sky130_fd_sc_hd__fill_1
-------------------------------------------|-------------------------------------------
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__fill_1 and sky130_fd_sc_hd__fill_1 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__xnor2_2 and Circuit 2 cell sky130_fd_sc_hd__xnor2_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__xnor2_2 is a placeholder, treated as a black box.
@ -66,6 +77,23 @@ Y |Y
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xnor2_2 and sky130_fd_sc_hd__xnor2_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__nor2_2 and Circuit 2 cell sky130_fd_sc_hd__nor2_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__nor2_2 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_2 |Circuit 2: sky130_fd_sc_hd__nor2_2
-------------------------------------------|-------------------------------------------
A |A
B |B
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
Y |Y
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_2 and sky130_fd_sc_hd__nor2_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__clkinv_1 and Circuit 2 cell sky130_fd_sc_hd__clkinv_1 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__clkinv_1 is a placeholder, treated as a black box.
@ -82,22 +110,6 @@ Y |Y
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkinv_1 and sky130_fd_sc_hd__clkinv_1 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__buf_2 and Circuit 2 cell sky130_fd_sc_hd__buf_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__buf_2 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2 |Circuit 2: sky130_fd_sc_hd__buf_2
-------------------------------------------|-------------------------------------------
A |A
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
X |X
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__o21ai_2 and Circuit 2 cell sky130_fd_sc_hd__o21ai_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__o21ai_2 is a placeholder, treated as a black box.
@ -116,19 +128,38 @@ Y |Y
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21ai_2 and sky130_fd_sc_hd__o21ai_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__fill_2 and Circuit 2 cell sky130_fd_sc_hd__fill_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__fill_2 is a placeholder, treated as a black box.
Circuit 1 cell sky130_fd_sc_hd__buf_2 and Circuit 2 cell sky130_fd_sc_hd__buf_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__buf_2 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__fill_2 |Circuit 2: sky130_fd_sc_hd__fill_2
Circuit 1: sky130_fd_sc_hd__buf_2 |Circuit 2: sky130_fd_sc_hd__buf_2
-------------------------------------------|-------------------------------------------
A |A
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
X |X
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__fill_2 and sky130_fd_sc_hd__fill_2 are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__einvp_2 and Circuit 2 cell sky130_fd_sc_hd__einvp_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__einvp_2 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__einvp_2 |Circuit 2: sky130_fd_sc_hd__einvp_2
-------------------------------------------|-------------------------------------------
A |A
TE |TE
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
Z |Z
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__einvp_2 and sky130_fd_sc_hd__einvp_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__o21a_2 and Circuit 2 cell sky130_fd_sc_hd__o21a_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__o21a_2 is a placeholder, treated as a black box.
@ -148,22 +179,19 @@ X |X
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21a_2 and sky130_fd_sc_hd__o21a_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__einvp_2 and Circuit 2 cell sky130_fd_sc_hd__einvp_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__einvp_2 is a placeholder, treated as a black box.
Circuit 1 cell sky130_fd_sc_hd__decap_3 and Circuit 2 cell sky130_fd_sc_hd__decap_3 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__decap_3 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__einvp_2 |Circuit 2: sky130_fd_sc_hd__einvp_2
Circuit 1: sky130_fd_sc_hd__decap_3 |Circuit 2: sky130_fd_sc_hd__decap_3
-------------------------------------------|-------------------------------------------
A |A
TE |TE
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
Z |Z
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__einvp_2 and sky130_fd_sc_hd__einvp_2 are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__diode_2 and Circuit 2 cell sky130_fd_sc_hd__diode_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__diode_2 is a placeholder, treated as a black box.
@ -197,6 +225,18 @@ Z |Z
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__einvn_8 and sky130_fd_sc_hd__einvn_8 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__tapvpwrvgnd_1 and Circuit 2 cell sky130_fd_sc_hd__tapvpwrvgnd_1 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__tapvpwrvgnd_1 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__tapvpwrvgnd_1 |Circuit 2: sky130_fd_sc_hd__tapvpwrvgnd_1
-------------------------------------------|-------------------------------------------
VGND |VGND
VPWR |VPWR
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__tapvpwrvgnd_1 and sky130_fd_sc_hd__tapvpwrvgnd_1 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__o2111a_2 and Circuit 2 cell sky130_fd_sc_hd__o2111a_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__o2111a_2 is a placeholder, treated as a black box.
@ -217,6 +257,22 @@ X |X
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o2111a_2 and sky130_fd_sc_hd__o2111a_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__inv_2 and Circuit 2 cell sky130_fd_sc_hd__inv_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__inv_2 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2 |Circuit 2: sky130_fd_sc_hd__inv_2
-------------------------------------------|-------------------------------------------
A |A
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
Y |Y
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__mux2_2 and Circuit 2 cell sky130_fd_sc_hd__mux2_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__mux2_2 is a placeholder, treated as a black box.
@ -235,13 +291,14 @@ X |X
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_2 and sky130_fd_sc_hd__mux2_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__inv_2 and Circuit 2 cell sky130_fd_sc_hd__inv_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__inv_2 is a placeholder, treated as a black box.
Circuit 1 cell sky130_fd_sc_hd__nand2_2 and Circuit 2 cell sky130_fd_sc_hd__nand2_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__nand2_2 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2 |Circuit 2: sky130_fd_sc_hd__inv_2
Circuit 1: sky130_fd_sc_hd__nand2_2 |Circuit 2: sky130_fd_sc_hd__nand2_2
-------------------------------------------|-------------------------------------------
A |A
B |B
VGND |VGND
VNB |VNB
VPB |VPB
@ -249,7 +306,7 @@ VPWR |VPWR
Y |Y
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.
Device classes sky130_fd_sc_hd__nand2_2 and sky130_fd_sc_hd__nand2_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__a21o_2 and Circuit 2 cell sky130_fd_sc_hd__a21o_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__a21o_2 is a placeholder, treated as a black box.
@ -269,23 +326,6 @@ X |X
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21o_2 and sky130_fd_sc_hd__a21o_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__nand2_2 and Circuit 2 cell sky130_fd_sc_hd__nand2_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__nand2_2 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_2 |Circuit 2: sky130_fd_sc_hd__nand2_2
-------------------------------------------|-------------------------------------------
A |A
B |B
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
Y |Y
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_2 and sky130_fd_sc_hd__nand2_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__einvn_4 and Circuit 2 cell sky130_fd_sc_hd__einvn_4 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__einvn_4 is a placeholder, treated as a black box.
@ -341,6 +381,20 @@ X |X
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o211a_2 and sky130_fd_sc_hd__o211a_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__decap_6 and Circuit 2 cell sky130_fd_sc_hd__decap_6 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__decap_6 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_6 |Circuit 2: sky130_fd_sc_hd__decap_6
-------------------------------------------|-------------------------------------------
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_6 and sky130_fd_sc_hd__decap_6 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__and2_2 and Circuit 2 cell sky130_fd_sc_hd__and2_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__and2_2 is a placeholder, treated as a black box.
@ -573,20 +627,6 @@ X |X
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a32o_2 and sky130_fd_sc_hd__a32o_2 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__decap_3 and Circuit 2 cell sky130_fd_sc_hd__decap_3 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__decap_3 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3 |Circuit 2: sky130_fd_sc_hd__decap_3
-------------------------------------------|-------------------------------------------
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__dfrtp_2 and Circuit 2 cell sky130_fd_sc_hd__dfrtp_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__dfrtp_2 is a placeholder, treated as a black box.
@ -641,17 +681,19 @@ Z |Z
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__einvp_1 and sky130_fd_sc_hd__einvp_1 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__tapvpwrvgnd_1 and Circuit 2 cell sky130_fd_sc_hd__tapvpwrvgnd_1 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__tapvpwrvgnd_1 is a placeholder, treated as a black box.
Circuit 1 cell sky130_ef_sc_hd__decap_12 and Circuit 2 cell sky130_ef_sc_hd__decap_12 are black boxes.
Warning: Equate pins: cell sky130_ef_sc_hd__decap_12 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__tapvpwrvgnd_1 |Circuit 2: sky130_fd_sc_hd__tapvpwrvgnd_1
Circuit 1: sky130_ef_sc_hd__decap_12 |Circuit 2: sky130_ef_sc_hd__decap_12
-------------------------------------------|-------------------------------------------
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__tapvpwrvgnd_1 and sky130_fd_sc_hd__tapvpwrvgnd_1 are equivalent.
Device classes sky130_ef_sc_hd__decap_12 and sky130_ef_sc_hd__decap_12 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__a21oi_2 and Circuit 2 cell sky130_fd_sc_hd__a21oi_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__a21oi_2 is a placeholder, treated as a black box.
@ -799,6 +841,20 @@ X |X
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_16 and sky130_fd_sc_hd__clkbuf_16 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__decap_8 and Circuit 2 cell sky130_fd_sc_hd__decap_8 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__decap_8 is a placeholder, treated as a black box.
Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_8 |Circuit 2: sky130_fd_sc_hd__decap_8
-------------------------------------------|-------------------------------------------
VGND |VGND
VNB |VNB
VPB |VPB
VPWR |VPWR
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_8 and sky130_fd_sc_hd__decap_8 are equivalent.
Circuit 1 cell sky130_fd_sc_hd__a31o_2 and Circuit 2 cell sky130_fd_sc_hd__a31o_2 are black boxes.
Warning: Equate pins: cell sky130_fd_sc_hd__a31o_2 is a placeholder, treated as a black box.
@ -902,31 +958,35 @@ Y |Y
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand4_2 and sky130_fd_sc_hd__nand4_2 are equivalent.
Class digital_pll (0): Merged 173 parallel devices.
Class digital_pll (1): Merged 173 parallel devices.
Class digital_pll (0): Merged 685 parallel devices.
Class digital_pll (1): Merged 685 parallel devices.
Subcircuit summary:
Circuit 1: digital_pll |Circuit 2: digital_pll
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__fill_1 (60->1) |sky130_fd_sc_hd__fill_1 (60->1)
sky130_fd_sc_hd__fill_2 (243->1) |sky130_fd_sc_hd__fill_2 (243->1)
sky130_fd_sc_hd__a211o_2 (3) |sky130_fd_sc_hd__a211o_2 (3)
sky130_fd_sc_hd__nor2_2 (42) |sky130_fd_sc_hd__nor2_2 (42)
sky130_fd_sc_hd__decap_4 (85->1) |sky130_fd_sc_hd__decap_4 (85->1)
sky130_fd_sc_hd__fill_1 (150->1) |sky130_fd_sc_hd__fill_1 (150->1)
sky130_fd_sc_hd__xnor2_2 (11) |sky130_fd_sc_hd__xnor2_2 (11)
sky130_fd_sc_hd__nor2_2 (42) |sky130_fd_sc_hd__nor2_2 (42)
sky130_fd_sc_hd__clkinv_1 (13) |sky130_fd_sc_hd__clkinv_1 (13)
sky130_fd_sc_hd__buf_2 (32) |sky130_fd_sc_hd__buf_2 (32)
sky130_fd_sc_hd__o21ai_2 (6) |sky130_fd_sc_hd__o21ai_2 (6)
sky130_fd_sc_hd__fill_2 (7->1) |sky130_fd_sc_hd__fill_2 (7->1)
sky130_fd_sc_hd__o21a_2 (5) |sky130_fd_sc_hd__o21a_2 (5)
sky130_fd_sc_hd__buf_2 (32) |sky130_fd_sc_hd__buf_2 (32)
sky130_fd_sc_hd__einvp_2 (26) |sky130_fd_sc_hd__einvp_2 (26)
sky130_fd_sc_hd__diode_2 (47->35) |sky130_fd_sc_hd__diode_2 (47->35)
sky130_fd_sc_hd__o21a_2 (5) |sky130_fd_sc_hd__o21a_2 (5)
sky130_fd_sc_hd__decap_3 (105->1) |sky130_fd_sc_hd__decap_3 (105->1)
sky130_fd_sc_hd__diode_2 (56->37) |sky130_fd_sc_hd__diode_2 (56->37)
sky130_fd_sc_hd__einvn_8 (13) |sky130_fd_sc_hd__einvn_8 (13)
sky130_fd_sc_hd__tapvpwrvgnd_1 (75->1) |sky130_fd_sc_hd__tapvpwrvgnd_1 (75->1)
sky130_fd_sc_hd__o2111a_2 (2) |sky130_fd_sc_hd__o2111a_2 (2)
sky130_fd_sc_hd__mux2_2 (11) |sky130_fd_sc_hd__mux2_2 (11)
sky130_fd_sc_hd__inv_2 (13) |sky130_fd_sc_hd__inv_2 (13)
sky130_fd_sc_hd__a21o_2 (14) |sky130_fd_sc_hd__a21o_2 (14)
sky130_fd_sc_hd__mux2_2 (11) |sky130_fd_sc_hd__mux2_2 (11)
sky130_fd_sc_hd__nand2_2 (20) |sky130_fd_sc_hd__nand2_2 (20)
sky130_fd_sc_hd__a21o_2 (14) |sky130_fd_sc_hd__a21o_2 (14)
sky130_fd_sc_hd__einvn_4 (13) |sky130_fd_sc_hd__einvn_4 (13)
sky130_fd_sc_hd__o31a_2 (4) |sky130_fd_sc_hd__o31a_2 (4)
sky130_fd_sc_hd__o211a_2 (7) |sky130_fd_sc_hd__o211a_2 (7)
sky130_fd_sc_hd__decap_6 (7->1) |sky130_fd_sc_hd__decap_6 (7->1)
sky130_fd_sc_hd__and2_2 (14) |sky130_fd_sc_hd__and2_2 (14)
sky130_fd_sc_hd__clkbuf_2 (12) |sky130_fd_sc_hd__clkbuf_2 (12)
sky130_fd_sc_hd__and3b_2 (2) |sky130_fd_sc_hd__and3b_2 (2)
@ -940,11 +1000,10 @@ sky130_fd_sc_hd__xor2_2 (4) |sky130_fd_sc_hd__xor2_2 (4)
sky130_fd_sc_hd__nand2b_2 (7) |sky130_fd_sc_hd__nand2b_2 (7)
sky130_fd_sc_hd__a21boi_2 (1) |sky130_fd_sc_hd__a21boi_2 (1)
sky130_fd_sc_hd__a32o_2 (6) |sky130_fd_sc_hd__a32o_2 (6)
sky130_fd_sc_hd__decap_3 (48->1) |sky130_fd_sc_hd__decap_3 (48->1)
sky130_fd_sc_hd__dfrtp_2 (23) |sky130_fd_sc_hd__dfrtp_2 (23)
sky130_fd_sc_hd__o2bb2a_2 (1) |sky130_fd_sc_hd__o2bb2a_2 (1)
sky130_fd_sc_hd__einvp_1 (1) |sky130_fd_sc_hd__einvp_1 (1)
sky130_fd_sc_hd__tapvpwrvgnd_1 (50->1) |sky130_fd_sc_hd__tapvpwrvgnd_1 (50->1)
sky130_ef_sc_hd__decap_12 (3->1) |sky130_ef_sc_hd__decap_12 (3->1)
sky130_fd_sc_hd__a21oi_2 (5) |sky130_fd_sc_hd__a21oi_2 (5)
sky130_fd_sc_hd__and4b_2 (2) |sky130_fd_sc_hd__and4b_2 (2)
sky130_fd_sc_hd__o221a_2 (1) |sky130_fd_sc_hd__o221a_2 (1)
@ -953,13 +1012,14 @@ sky130_fd_sc_hd__and2b_2 (1) |sky130_fd_sc_hd__and2b_2 (1)
sky130_fd_sc_hd__o21ba_2 (1) |sky130_fd_sc_hd__o21ba_2 (1)
sky130_fd_sc_hd__o32a_2 (1) |sky130_fd_sc_hd__o32a_2 (1)
sky130_fd_sc_hd__clkbuf_16 (2) |sky130_fd_sc_hd__clkbuf_16 (2)
sky130_fd_sc_hd__decap_8 (6->1) |sky130_fd_sc_hd__decap_8 (6->1)
sky130_fd_sc_hd__a31o_2 (1) |sky130_fd_sc_hd__a31o_2 (1)
sky130_fd_sc_hd__clkinv_2 (2) |sky130_fd_sc_hd__clkinv_2 (2)
sky130_fd_sc_hd__clkinv_8 (2) |sky130_fd_sc_hd__clkinv_8 (2)
sky130_fd_sc_hd__conb_1 (1) |sky130_fd_sc_hd__conb_1 (1)
sky130_fd_sc_hd__or2_2 (1) |sky130_fd_sc_hd__or2_2 (1)
sky130_fd_sc_hd__nand4_2 (1) |sky130_fd_sc_hd__nand4_2 (1)
Number of devices: 402 |Number of devices: 402
Number of devices: 408 |Number of devices: 408
Number of nets: 374 |Number of nets: 374
---------------------------------------------------------------------------------------
Netlists match uniquely.
@ -978,24 +1038,24 @@ ext_trim[0] |ext_trim[0]
ext_trim[1] |ext_trim[1]
ext_trim[2] |ext_trim[2]
ext_trim[3] |ext_trim[3]
ext_trim[5] |ext_trim[5]
ext_trim[4] |ext_trim[4]
ext_trim[6] |ext_trim[6]
ext_trim[8] |ext_trim[8]
ext_trim[10] |ext_trim[10]
ext_trim[11] |ext_trim[11]
ext_trim[7] |ext_trim[7]
ext_trim[12] |ext_trim[12]
ext_trim[14] |ext_trim[14]
ext_trim[9] |ext_trim[9]
ext_trim[15] |ext_trim[15]
ext_trim[17] |ext_trim[17]
ext_trim[4] |ext_trim[4]
ext_trim[6] |ext_trim[6]
ext_trim[18] |ext_trim[18]
ext_trim[19] |ext_trim[19]
ext_trim[20] |ext_trim[20]
ext_trim[7] |ext_trim[7]
ext_trim[21] |ext_trim[21]
ext_trim[12] |ext_trim[12]
ext_trim[13] |ext_trim[13]
ext_trim[22] |ext_trim[22]
ext_trim[5] |ext_trim[5]
ext_trim[16] |ext_trim[16]
ext_trim[23] |ext_trim[23]
ext_trim[24] |ext_trim[24]

View File

@ -2,8 +2,8 @@ Netgen 1.5.234 compiled on Sun Oct 9 10:24:01 UTC 2022
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Generating JSON file result
Reading netlist file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/digital_pll.spice
Reading netlist file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/26-digital_pll.pnl.v
Reading netlist file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/digital_pll.spice
Reading netlist file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/26-digital_pll.pnl.v
Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module sky130_fd_sc_hd__xnor2_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_2.
@ -56,30 +56,38 @@ Creating placeholder cell definition for module sky130_fd_sc_hd__decap_3.
Creating placeholder cell definition for module sky130_fd_sc_hd__tapvpwrvgnd_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__diode_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_6.
Creating placeholder cell definition for module sky130_ef_sc_hd__decap_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_8.
Reading setup file /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/netgen/sky130A_setup.tcl
Comparison output logged to file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/logs/signoff/29-digital_pll.lef.log
Logging to file "/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/logs/signoff/29-digital_pll.lef.log" enabled
Circuit sky130_fd_sc_hd__fill_1 contains no devices.
Circuit sky130_fd_sc_hd__a211o_2 contains no devices.
Circuit sky130_fd_sc_hd__nor2_2 contains no devices.
Circuit sky130_fd_sc_hd__xnor2_2 contains no devices.
Circuit sky130_fd_sc_hd__clkinv_1 contains no devices.
Circuit sky130_fd_sc_hd__buf_2 contains no devices.
Circuit sky130_fd_sc_hd__o21ai_2 contains no devices.
Comparison output logged to file /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/signoff/29-digital_pll.lef.log
Logging to file "/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/signoff/29-digital_pll.lef.log" enabled
Circuit sky130_fd_sc_hd__fill_2 contains no devices.
Circuit sky130_fd_sc_hd__o21a_2 contains no devices.
Circuit sky130_fd_sc_hd__a211o_2 contains no devices.
Circuit sky130_fd_sc_hd__decap_4 contains no devices.
Circuit sky130_fd_sc_hd__fill_1 contains no devices.
Circuit sky130_fd_sc_hd__xnor2_2 contains no devices.
Circuit sky130_fd_sc_hd__nor2_2 contains no devices.
Circuit sky130_fd_sc_hd__clkinv_1 contains no devices.
Circuit sky130_fd_sc_hd__o21ai_2 contains no devices.
Circuit sky130_fd_sc_hd__buf_2 contains no devices.
Circuit sky130_fd_sc_hd__einvp_2 contains no devices.
Circuit sky130_fd_sc_hd__o21a_2 contains no devices.
Circuit sky130_fd_sc_hd__decap_3 contains no devices.
Circuit sky130_fd_sc_hd__diode_2 contains no devices.
Circuit sky130_fd_sc_hd__einvn_8 contains no devices.
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.
Circuit sky130_fd_sc_hd__o2111a_2 contains no devices.
Circuit sky130_fd_sc_hd__mux2_2 contains no devices.
Circuit sky130_fd_sc_hd__inv_2 contains no devices.
Circuit sky130_fd_sc_hd__a21o_2 contains no devices.
Circuit sky130_fd_sc_hd__mux2_2 contains no devices.
Circuit sky130_fd_sc_hd__nand2_2 contains no devices.
Circuit sky130_fd_sc_hd__a21o_2 contains no devices.
Circuit sky130_fd_sc_hd__einvn_4 contains no devices.
Circuit sky130_fd_sc_hd__o31a_2 contains no devices.
Circuit sky130_fd_sc_hd__o211a_2 contains no devices.
Circuit sky130_fd_sc_hd__decap_6 contains no devices.
Circuit sky130_fd_sc_hd__and2_2 contains no devices.
Circuit sky130_fd_sc_hd__clkbuf_2 contains no devices.
Circuit sky130_fd_sc_hd__and3b_2 contains no devices.
@ -93,11 +101,10 @@ Circuit sky130_fd_sc_hd__xor2_2 contains no devices.
Circuit sky130_fd_sc_hd__nand2b_2 contains no devices.
Circuit sky130_fd_sc_hd__a21boi_2 contains no devices.
Circuit sky130_fd_sc_hd__a32o_2 contains no devices.
Circuit sky130_fd_sc_hd__decap_3 contains no devices.
Circuit sky130_fd_sc_hd__dfrtp_2 contains no devices.
Circuit sky130_fd_sc_hd__o2bb2a_2 contains no devices.
Circuit sky130_fd_sc_hd__einvp_1 contains no devices.
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.
Circuit sky130_ef_sc_hd__decap_12 contains no devices.
Circuit sky130_fd_sc_hd__a21oi_2 contains no devices.
Circuit sky130_fd_sc_hd__and4b_2 contains no devices.
Circuit sky130_fd_sc_hd__o221a_2 contains no devices.
@ -106,6 +113,7 @@ Circuit sky130_fd_sc_hd__and2b_2 contains no devices.
Circuit sky130_fd_sc_hd__o21ba_2 contains no devices.
Circuit sky130_fd_sc_hd__o32a_2 contains no devices.
Circuit sky130_fd_sc_hd__clkbuf_16 contains no devices.
Circuit sky130_fd_sc_hd__decap_8 contains no devices.
Circuit sky130_fd_sc_hd__a31o_2 contains no devices.
Circuit sky130_fd_sc_hd__clkinv_2 contains no devices.
Circuit sky130_fd_sc_hd__clkinv_8 contains no devices.
@ -114,7 +122,7 @@ Circuit sky130_fd_sc_hd__or2_2 contains no devices.
Circuit sky130_fd_sc_hd__nand4_2 contains no devices.
Contents of circuit 1: Circuit: 'digital_pll'
Circuit digital_pll contains 575 device instances.
Circuit digital_pll contains 1093 device instances.
Class: sky130_fd_sc_hd__a31o_2 instances: 1
Class: sky130_fd_sc_hd__a21o_2 instances: 14
Class: sky130_fd_sc_hd__clkbuf_16 instances: 2
@ -122,6 +130,7 @@ Circuit digital_pll contains 575 device instances.
Class: sky130_fd_sc_hd__buf_2 instances: 32
Class: sky130_fd_sc_hd__and3b_2 instances: 2
Class: sky130_fd_sc_hd__xor2_2 instances: 4
Class: sky130_ef_sc_hd__decap_12 instances: 3
Class: sky130_fd_sc_hd__dfrtp_2 instances: 23
Class: sky130_fd_sc_hd__inv_2 instances: 13
Class: sky130_fd_sc_hd__clkbuf_1 instances: 13
@ -136,7 +145,10 @@ Circuit digital_pll contains 575 device instances.
Class: sky130_fd_sc_hd__clkinv_2 instances: 2
Class: sky130_fd_sc_hd__clkinv_8 instances: 2
Class: sky130_fd_sc_hd__and3_2 instances: 6
Class: sky130_fd_sc_hd__decap_3 instances: 48
Class: sky130_fd_sc_hd__decap_3 instances: 105
Class: sky130_fd_sc_hd__decap_4 instances: 85
Class: sky130_fd_sc_hd__decap_6 instances: 7
Class: sky130_fd_sc_hd__decap_8 instances: 6
Class: sky130_fd_sc_hd__or2_2 instances: 1
Class: sky130_fd_sc_hd__einvp_1 instances: 1
Class: sky130_fd_sc_hd__einvp_2 instances: 26
@ -150,7 +162,7 @@ Circuit digital_pll contains 575 device instances.
Class: sky130_fd_sc_hd__o221a_2 instances: 1
Class: sky130_fd_sc_hd__o211a_2 instances: 7
Class: sky130_fd_sc_hd__nand2b_2 instances: 7
Class: sky130_fd_sc_hd__diode_2 instances: 47
Class: sky130_fd_sc_hd__diode_2 instances: 56
Class: sky130_fd_sc_hd__a211o_2 instances: 3
Class: sky130_fd_sc_hd__o2111a_2 instances: 2
Class: sky130_fd_sc_hd__a32o_2 instances: 6
@ -161,15 +173,15 @@ Circuit digital_pll contains 575 device instances.
Class: sky130_fd_sc_hd__einvn_4 instances: 13
Class: sky130_fd_sc_hd__einvn_8 instances: 13
Class: sky130_fd_sc_hd__and4b_2 instances: 2
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 50
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 75
Class: sky130_fd_sc_hd__o21ai_2 instances: 6
Class: sky130_fd_sc_hd__a21oi_2 instances: 5
Class: sky130_fd_sc_hd__fill_1 instances: 60
Class: sky130_fd_sc_hd__fill_2 instances: 7
Class: sky130_fd_sc_hd__fill_1 instances: 150
Class: sky130_fd_sc_hd__fill_2 instances: 243
Class: sky130_fd_sc_hd__nor2_2 instances: 42
Circuit contains 374 nets.
Contents of circuit 2: Circuit: 'digital_pll'
Circuit digital_pll contains 575 device instances.
Circuit digital_pll contains 1093 device instances.
Class: sky130_fd_sc_hd__a31o_2 instances: 1
Class: sky130_fd_sc_hd__a21o_2 instances: 14
Class: sky130_fd_sc_hd__clkbuf_16 instances: 2
@ -177,6 +189,7 @@ Circuit digital_pll contains 575 device instances.
Class: sky130_fd_sc_hd__buf_2 instances: 32
Class: sky130_fd_sc_hd__and3b_2 instances: 2
Class: sky130_fd_sc_hd__xor2_2 instances: 4
Class: sky130_ef_sc_hd__decap_12 instances: 3
Class: sky130_fd_sc_hd__dfrtp_2 instances: 23
Class: sky130_fd_sc_hd__inv_2 instances: 13
Class: sky130_fd_sc_hd__clkbuf_1 instances: 13
@ -191,7 +204,10 @@ Circuit digital_pll contains 575 device instances.
Class: sky130_fd_sc_hd__clkinv_2 instances: 2
Class: sky130_fd_sc_hd__clkinv_8 instances: 2
Class: sky130_fd_sc_hd__and3_2 instances: 6
Class: sky130_fd_sc_hd__decap_3 instances: 48
Class: sky130_fd_sc_hd__decap_3 instances: 105
Class: sky130_fd_sc_hd__decap_4 instances: 85
Class: sky130_fd_sc_hd__decap_6 instances: 7
Class: sky130_fd_sc_hd__decap_8 instances: 6
Class: sky130_fd_sc_hd__or2_2 instances: 1
Class: sky130_fd_sc_hd__einvp_1 instances: 1
Class: sky130_fd_sc_hd__einvp_2 instances: 26
@ -205,7 +221,7 @@ Circuit digital_pll contains 575 device instances.
Class: sky130_fd_sc_hd__o221a_2 instances: 1
Class: sky130_fd_sc_hd__o211a_2 instances: 7
Class: sky130_fd_sc_hd__nand2b_2 instances: 7
Class: sky130_fd_sc_hd__diode_2 instances: 47
Class: sky130_fd_sc_hd__diode_2 instances: 56
Class: sky130_fd_sc_hd__a211o_2 instances: 3
Class: sky130_fd_sc_hd__o2111a_2 instances: 2
Class: sky130_fd_sc_hd__a32o_2 instances: 6
@ -216,11 +232,11 @@ Circuit digital_pll contains 575 device instances.
Class: sky130_fd_sc_hd__einvn_4 instances: 13
Class: sky130_fd_sc_hd__einvn_8 instances: 13
Class: sky130_fd_sc_hd__and4b_2 instances: 2
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 50
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 75
Class: sky130_fd_sc_hd__o21ai_2 instances: 6
Class: sky130_fd_sc_hd__a21oi_2 instances: 5
Class: sky130_fd_sc_hd__fill_1 instances: 60
Class: sky130_fd_sc_hd__fill_2 instances: 7
Class: sky130_fd_sc_hd__fill_1 instances: 150
Class: sky130_fd_sc_hd__fill_2 instances: 243
Class: sky130_fd_sc_hd__nor2_2 instances: 42
Circuit contains 374 nets.
@ -228,7 +244,7 @@ Circuit was modified by parallel/series device merging.
New circuit summary:
Contents of circuit 1: Circuit: 'digital_pll'
Circuit digital_pll contains 402 device instances.
Circuit digital_pll contains 408 device instances.
Class: sky130_fd_sc_hd__a31o_2 instances: 1
Class: sky130_fd_sc_hd__a21o_2 instances: 14
Class: sky130_fd_sc_hd__clkbuf_16 instances: 2
@ -236,6 +252,7 @@ Circuit digital_pll contains 402 device instances.
Class: sky130_fd_sc_hd__buf_2 instances: 32
Class: sky130_fd_sc_hd__and3b_2 instances: 2
Class: sky130_fd_sc_hd__xor2_2 instances: 4
Class: sky130_ef_sc_hd__decap_12 instances: 1
Class: sky130_fd_sc_hd__dfrtp_2 instances: 23
Class: sky130_fd_sc_hd__inv_2 instances: 13
Class: sky130_fd_sc_hd__clkbuf_1 instances: 13
@ -251,6 +268,9 @@ Circuit digital_pll contains 402 device instances.
Class: sky130_fd_sc_hd__clkinv_8 instances: 2
Class: sky130_fd_sc_hd__and3_2 instances: 6
Class: sky130_fd_sc_hd__decap_3 instances: 1
Class: sky130_fd_sc_hd__decap_4 instances: 1
Class: sky130_fd_sc_hd__decap_6 instances: 1
Class: sky130_fd_sc_hd__decap_8 instances: 1
Class: sky130_fd_sc_hd__or2_2 instances: 1
Class: sky130_fd_sc_hd__einvp_1 instances: 1
Class: sky130_fd_sc_hd__einvp_2 instances: 26
@ -264,7 +284,7 @@ Circuit digital_pll contains 402 device instances.
Class: sky130_fd_sc_hd__o221a_2 instances: 1
Class: sky130_fd_sc_hd__o211a_2 instances: 7
Class: sky130_fd_sc_hd__nand2b_2 instances: 7
Class: sky130_fd_sc_hd__diode_2 instances: 35
Class: sky130_fd_sc_hd__diode_2 instances: 37
Class: sky130_fd_sc_hd__a211o_2 instances: 3
Class: sky130_fd_sc_hd__o2111a_2 instances: 2
Class: sky130_fd_sc_hd__a32o_2 instances: 6
@ -283,7 +303,7 @@ Circuit digital_pll contains 402 device instances.
Class: sky130_fd_sc_hd__nor2_2 instances: 42
Circuit contains 374 nets.
Contents of circuit 2: Circuit: 'digital_pll'
Circuit digital_pll contains 402 device instances.
Circuit digital_pll contains 408 device instances.
Class: sky130_fd_sc_hd__a31o_2 instances: 1
Class: sky130_fd_sc_hd__a21o_2 instances: 14
Class: sky130_fd_sc_hd__clkbuf_16 instances: 2
@ -291,6 +311,7 @@ Circuit digital_pll contains 402 device instances.
Class: sky130_fd_sc_hd__buf_2 instances: 32
Class: sky130_fd_sc_hd__and3b_2 instances: 2
Class: sky130_fd_sc_hd__xor2_2 instances: 4
Class: sky130_ef_sc_hd__decap_12 instances: 1
Class: sky130_fd_sc_hd__dfrtp_2 instances: 23
Class: sky130_fd_sc_hd__inv_2 instances: 13
Class: sky130_fd_sc_hd__clkbuf_1 instances: 13
@ -306,6 +327,9 @@ Circuit digital_pll contains 402 device instances.
Class: sky130_fd_sc_hd__clkinv_8 instances: 2
Class: sky130_fd_sc_hd__and3_2 instances: 6
Class: sky130_fd_sc_hd__decap_3 instances: 1
Class: sky130_fd_sc_hd__decap_4 instances: 1
Class: sky130_fd_sc_hd__decap_6 instances: 1
Class: sky130_fd_sc_hd__decap_8 instances: 1
Class: sky130_fd_sc_hd__or2_2 instances: 1
Class: sky130_fd_sc_hd__einvp_1 instances: 1
Class: sky130_fd_sc_hd__einvp_2 instances: 26
@ -319,7 +343,7 @@ Circuit digital_pll contains 402 device instances.
Class: sky130_fd_sc_hd__o221a_2 instances: 1
Class: sky130_fd_sc_hd__o211a_2 instances: 7
Class: sky130_fd_sc_hd__nand2b_2 instances: 7
Class: sky130_fd_sc_hd__diode_2 instances: 35
Class: sky130_fd_sc_hd__diode_2 instances: 37
Class: sky130_fd_sc_hd__a211o_2 instances: 3
Class: sky130_fd_sc_hd__o2111a_2 instances: 2
Class: sky130_fd_sc_hd__a32o_2 instances: 6
@ -338,12 +362,12 @@ Circuit digital_pll contains 402 device instances.
Class: sky130_fd_sc_hd__nor2_2 instances: 42
Circuit contains 374 nets.
Circuit 1 contains 402 devices, Circuit 2 contains 402 devices.
Circuit 1 contains 408 devices, Circuit 2 contains 408 devices.
Circuit 1 contains 374 nets, Circuit 2 contains 374 nets.
Final result:
Circuits match uniquely.
.
Logging to file "/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/logs/signoff/29-digital_pll.lef.log" disabled
Logging to file "/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/signoff/29-digital_pll.lef.log" disabled
LVS Done.

View File

@ -16,54 +16,58 @@ Warning: Calma reading is not undoable! I hope that's OK.
Library written using GDS-II Release 3.0
Library name: digital_pll
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__nand2_2".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__dfrtp_2".
Reading "sky130_fd_sc_hd__o21ai_2".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__and2_2".
Reading "sky130_fd_sc_hd__xnor2_2".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__a21boi_2".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__mux2_2".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__nand3b_2".
Reading "sky130_fd_sc_hd__o21ai_2".
Reading "sky130_fd_sc_hd__nand3_2".
Reading "sky130_fd_sc_hd__nand2b_2".
Reading "sky130_fd_sc_hd__and4b_2".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__a21oi_2".
Reading "sky130_fd_sc_hd__clkinv_8".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__a21o_2".
Reading "sky130_fd_sc_hd__dfrtp_2".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__xor2_2".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__einvp_1".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__nand3_2".
Reading "sky130_fd_sc_hd__xnor2_2".
Reading "sky130_fd_sc_hd__a21boi_2".
Reading "sky130_ef_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__nand3b_2".
Reading "sky130_fd_sc_hd__and2_2".
Reading "sky130_fd_sc_hd__a21oi_2".
Reading "sky130_fd_sc_hd__and3_2".
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__einvp_2".
Reading "sky130_fd_sc_hd__o21a_2".
Reading "sky130_fd_sc_hd__clkinv_2".
Reading "sky130_fd_sc_hd__clkinv_1".
Reading "sky130_fd_sc_hd__einvn_8".
Reading "sky130_fd_sc_hd__o211a_2".
Reading "sky130_fd_sc_hd__o22a_2".
Reading "sky130_fd_sc_hd__einvn_4".
Reading "sky130_fd_sc_hd__nand2b_2".
Reading "sky130_fd_sc_hd__a211o_2".
Reading "sky130_fd_sc_hd__o2bb2a_2".
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__and4b_2".
Reading "sky130_fd_sc_hd__o21a_2".
Reading "sky130_fd_sc_hd__o211a_2".
Reading "sky130_fd_sc_hd__a21o_2".
Reading "sky130_fd_sc_hd__einvp_1".
Reading "sky130_fd_sc_hd__clkinv_2".
Reading "sky130_fd_sc_hd__clkinv_8".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__clkinv_1".
Reading "sky130_fd_sc_hd__o32a_2".
Reading "sky130_fd_sc_hd__a31o_2".
Reading "sky130_fd_sc_hd__einvp_2".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__o31a_2".
Reading "sky130_fd_sc_hd__a32o_2".
Reading "sky130_fd_sc_hd__o22a_2".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__einvn_8".
Reading "sky130_fd_sc_hd__o2111a_2".
Reading "sky130_fd_sc_hd__nand4b_2".
Reading "sky130_fd_sc_hd__nand4_2".
Reading "sky130_fd_sc_hd__and3b_2".
Reading "sky130_fd_sc_hd__o2bb2a_2".
Reading "sky130_fd_sc_hd__einvn_4".
Reading "sky130_fd_sc_hd__o21ba_2".
Reading "sky130_fd_sc_hd__nand4b_2".
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__a32o_2".
Reading "sky130_fd_sc_hd__and3b_2".
Reading "sky130_fd_sc_hd__nand4_2".
Reading "sky130_fd_sc_hd__a22o_2".
Reading "sky130_fd_sc_hd__and2b_2".
Reading "sky130_fd_sc_hd__o221a_2".
@ -75,6 +79,6 @@ Loading DRC CIF style.
No errors found.
[INFO]: COUNT: 0
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/drc.rpt)
[INFO]: Saving mag view with DRC errors (/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/signoff/digital_pll.drc.mag)
[INFO]: DRC Checking DONE (/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/drc.rpt)
[INFO]: Saving mag view with DRC errors (/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/digital_pll.drc.mag)
[INFO]: Saved

View File

@ -1,6 +1,6 @@
OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/results/routing/digital_pll.odb
Reading /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.odb
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.

View File

@ -1,17 +1,17 @@
CVC: Circuit Validation Check Version 1.1.0
CVC: Log output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt
CVC: Error output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt.error.gz
CVC: Debug output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt.debug.gz
CVC: Start: Mon Oct 17 19:27:10 2022
CVC: Log output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/digital_pll.rpt
CVC: Error output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/digital_pll.rpt.error.gz
CVC: Debug output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/digital_pll.rpt.debug.gz
CVC: Start: Tue Oct 18 13:53:04 2022
Using the following parameters for CVC (Circuit Validation Check) from /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/cvc/cvcrc
CVC_TOP = 'digital_pll'
CVC_NETLIST = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/digital_pll.cdl'
CVC_NETLIST = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/digital_pll.cdl'
CVC_MODE = 'digital_pll'
CVC_MODEL_FILE = '/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/cvc/models'
CVC_POWER_FILE = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/digital_pll.power'
CVC_POWER_FILE = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/digital_pll.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt'
CVC_REPORT_FILE = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/digital_pll.rpt'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
@ -45,101 +45,10 @@ End of parameters
CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/digital_pll.cdl
CVC: Parsing netlist /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/digital_pll.cdl
Cdl fixed data size 28478
Usage CDL: Time: 0 Memory: 6976 I/O: 8 Swap: 0
Cdl fixed data size 35716
Usage CDL: Time: 0 Memory: 7292 I/O: 8 Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0 Memory: 6976 I/O: 8 Swap: 0
CVC: 576(576) instances, 1426(1426) nets, 2798(2798) devices.
Setting power for mode...
Setting models...
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
model short...
Shorted 2 short
Setting instance power...
CVC: Linking devices...
Usage EQUIV: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 44
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 44
CVC: Calculating min/max voltages...
Processing trivial nets found 392 trivial nets
CVC: Ignoring invalid calculations...
CVC: Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC: Ignored 0 devices
Usage MIN/MAX1: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 613
! Checking forward bias diode errors:
! Checking nmos source/drain vs bias errors:
! Checking nmos gate vs source errors:
! Checking pmos source/drain vs bias errors:
! Checking pmos gate vs source errors:
Usage ERROR: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Saving min/max voltages...
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 613
Saving simulation voltages...
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 613
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 392 trivial nets
CVC: Ignoring invalid calculations...
CVC: Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC: Ignored 0 devices
Usage MIN/MAX2: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 1182
! Checking overvoltage errors
! Checking nmos possible leak errors:
! Checking pmos possible leak errors:
! Checking mos floating input errors:
! Checking expected values:
CVC: Error Counts
CVC: Fuse Problems: 0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks: 0
CVC: LDD drain->source: 0
CVC: HI-Z Inputs: 0
CVC: Forward Bias Diodes: 0
CVC: NMOS Source vs Bulk: 0
CVC: NMOS Gate vs Source: 0
CVC: NMOS Possible Leaks: 0
CVC: PMOS Source vs Bulk: 0
CVC: PMOS Gate vs Source: 0
CVC: PMOS Possible Leaks: 0
CVC: Overvoltage-VBG: 0
CVC: Overvoltage-VBS: 0
CVC: Overvoltage-VDS: 0
CVC: Overvoltage-VGS: 0
CVC: Model errors: 0
CVC: Unexpected voltage : 0
CVC: Total: 0
Usage Total: Time: 0 Memory: 8456 I/O: 64 Swap: 0
Virtual net update/access 12621/318421
CVC: Log output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt
CVC: End: Mon Oct 17 19:27:10 2022
Fatal error:could not find subcircuit: XFILLER_8_114(sky130_ef_sc_hd__decap_12) in digital_pll

View File

@ -0,0 +1,744 @@
# Run configs
set ::env(PDK_ROOT) {/home/kareem_farid/caravel/deps/openlane-new/pdk}
set ::env(BASE_SDC_FILE) {/home/kareem_farid/caravel/openlane/digital_pll/base.sdc}
set ::env(BOTTOM_MARGIN_MULT) {2}
set ::env(CARRY_SELECT_ADDER_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/csa_map.v}
set ::env(CELLS_LEF) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef}
set ::env(CELLS_LEF_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef}
set ::env(CELL_CLK_PORT) {CLK}
set ::env(CELL_PAD_EXCLUDE) {sky130_fd_sc_hd__tap* sky130_fd_sc_hd__decap* sky130_ef_sc_hd__decap* sky130_fd_sc_hd__fill*}
set ::env(CHECK_ASSIGN_STATEMENTS) {0}
set ::env(CHECK_UNMAPPED_CELLS) {1}
set ::env(CLK_BUFFER) {sky130_fd_sc_hd__clkbuf_4}
set ::env(CLK_BUFFER_INPUT) {A}
set ::env(CLK_BUFFER_OUTPUT) {X}
set ::env(CLOCK_BUFFER_FANOUT) {16}
set ::env(CLOCK_PERIOD) {10.0}
set ::env(CLOCK_PORT) {}
set ::env(CLOCK_TREE_SYNTH) {0}
set ::env(CLOCK_WIRE_RC_LAYER) {met5}
set ::env(CONFIGS) {general.tcl checkers.tcl synthesis.tcl floorplan.tcl cts.tcl placement.tcl routing.tcl extraction.tcl}
set ::env(CTS_CLK_BUFFER_LIST) {sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_2}
set ::env(CTS_CLK_MAX_WIRE_LENGTH) {0}
set ::env(CTS_DISABLE_POST_PROCESSING) {0}
set ::env(CTS_DISTANCE_BETWEEN_BUFFERS) {0}
set ::env(CTS_MAX_CAP) {1.53169}
set ::env(CTS_REPORT_TIMING) {1}
set ::env(CTS_ROOT_BUFFER) {sky130_fd_sc_hd__clkbuf_16}
set ::env(CTS_SINK_CLUSTERING_MAX_DIAMETER) {50}
set ::env(CTS_SINK_CLUSTERING_SIZE) {25}
set ::env(CTS_SQR_CAP) {0.258e-3}
set ::env(CTS_SQR_RES) {0.125}
set ::env(CTS_TARGET_SKEW) {200}
set ::env(CTS_TECH_DIR) {N/A}
set ::env(CTS_TOLERANCE) {100}
set ::env(CVC_SCRIPTS_DIR) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/cvc}
set ::env(DATA_WIRE_RC_LAYER) {met2}
set ::env(DECAP_CELL) {sky130_ef_sc_hd__decap_12 sky130_fd_sc_hd__decap_8 sky130_fd_sc_hd__decap_6 sky130_fd_sc_hd__decap_4 sky130_fd_sc_hd__decap_3}
set ::env(DEFAULT_MAX_TRAN) {0.75}
set ::env(DEF_UNITS_PER_MICRON) {1000}
set ::env(DESIGN_CONFIG) {/home/kareem_farid/caravel/openlane/digital_pll/config.tcl}
set ::env(DESIGN_IS_CORE) {1}
set ::env(DESIGN_NAME) {digital_pll}
set ::env(DETAILED_ROUTER) {tritonroute}
set ::env(DIE_AREA) {0 0 100 75}
set ::env(DIODE_CELL) {sky130_fd_sc_hd__diode_2}
set ::env(DIODE_CELL_PIN) {DIODE}
set ::env(DIODE_INSERTION_STRATEGY) {4}
set ::env(DIODE_PADDING) {0}
set ::env(DPL_CELL_PADDING) {2}
set ::env(DRC_EXCLUDE_CELL_LIST) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/drc_exclude.cells}
set ::env(DRC_EXCLUDE_CELL_LIST_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/drc_exclude.cells}
set ::env(DRT_CELL_PADDING) {4}
set ::env(DRT_OPT_ITERS) {64}
set ::env(ECO_ENABLE) {0}
set ::env(ECO_FINISH) {0}
set ::env(ECO_ITER) {0}
set ::env(ECO_SKIP_PIN) {1}
set ::env(FAKEDIODE_CELL) {sky130_ef_sc_hd__fakediode_2}
set ::env(FILL_CELL) {sky130_fd_sc_hd__fill*}
set ::env(FILL_INSERTION) {1}
set ::env(FP_ASPECT_RATIO) {1}
set ::env(FP_CORE_UTIL) {50}
set ::env(FP_ENDCAP_CELL) {sky130_fd_sc_hd__decap_3}
set ::env(FP_IO_HEXTEND) {-1}
set ::env(FP_IO_HLAYER) {met3}
set ::env(FP_IO_HLENGTH) {4}
set ::env(FP_IO_HTHICKNESS_MULT) {2}
set ::env(FP_IO_MIN_DISTANCE) {3}
set ::env(FP_IO_MODE) {1}
set ::env(FP_IO_UNMATCHED_ERROR) {1}
set ::env(FP_IO_VEXTEND) {-1}
set ::env(FP_IO_VLAYER) {met2}
set ::env(FP_IO_VLENGTH) {4}
set ::env(FP_IO_VTHICKNESS_MULT) {2}
set ::env(FP_PDN_AUTO_ADJUST) {1}
set ::env(FP_PDN_CHECK_NODES) {1}
set ::env(FP_PDN_CORE_RING) {0}
set ::env(FP_PDN_CORE_RING_HOFFSET) {6}
set ::env(FP_PDN_CORE_RING_HSPACING) {1.7}
set ::env(FP_PDN_CORE_RING_HWIDTH) {1.6}
set ::env(FP_PDN_CORE_RING_VOFFSET) {6}
set ::env(FP_PDN_CORE_RING_VSPACING) {1.7}
set ::env(FP_PDN_CORE_RING_VWIDTH) {1.6}
set ::env(FP_PDN_ENABLE_GLOBAL_CONNECTIONS) {1}
set ::env(FP_PDN_ENABLE_MACROS_GRID) {1}
set ::env(FP_PDN_ENABLE_RAILS) {1}
set ::env(FP_PDN_HOFFSET) {16.41}
set ::env(FP_PDN_HORIZONTAL_HALO) {10}
set ::env(FP_PDN_HPITCH) {40}
set ::env(FP_PDN_HSPACING) {18.4}
set ::env(FP_PDN_HWIDTH) {1.6}
set ::env(FP_PDN_IRDROP) {1}
set ::env(FP_PDN_LOWER_LAYER) {met4}
set ::env(FP_PDN_RAILS_LAYER) {met1}
set ::env(FP_PDN_RAIL_OFFSET) {0}
set ::env(FP_PDN_RAIL_WIDTH) {0.48}
set ::env(FP_PDN_SKIPTRIM) {1}
set ::env(FP_PDN_UPPER_LAYER) {met5}
set ::env(FP_PDN_VERTICAL_HALO) {10}
set ::env(FP_PDN_VOFFSET) {16.32}
set ::env(FP_PDN_VPITCH) {40}
set ::env(FP_PDN_VSPACING) {18.4}
set ::env(FP_PDN_VWIDTH) {1.6}
set ::env(FP_PIN_ORDER_CFG) {/home/kareem_farid/caravel/openlane/digital_pll/pin_order.cfg}
set ::env(FP_SIZING) {absolute}
set ::env(FP_TAPCELL_DIST) {13}
set ::env(FP_TAP_HORIZONTAL_HALO) {10}
set ::env(FP_TAP_VERTICAL_HALO) {10}
set ::env(FP_WELLTAP_CELL) {sky130_fd_sc_hd__tapvpwrvgnd_1}
set ::env(FULL_ADDER_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/fa_map.v}
set ::env(GDS_FILES) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds}
set ::env(GDS_FILES_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds}
set ::env(GENERATE_FINAL_SUMMARY_REPORT) {1}
set ::env(GLB_CFG_FILE) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/config.tcl}
set ::env(GLB_OPTIMIZE_MIRRORING) {1}
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) {0}
set ::env(GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT) {50}
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) {0.05}
set ::env(GLB_RESIZER_MAX_CAP_MARGIN) {10}
set ::env(GLB_RESIZER_MAX_SLEW_MARGIN) {10}
set ::env(GLB_RESIZER_MAX_WIRE_LENGTH) {0}
set ::env(GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT) {50}
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) {0.025}
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) {0}
set ::env(GLOBAL_ROUTER) {fastroute}
set ::env(GND_PIN) {VGND}
set ::env(GPIO_PADS_LEF) { /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_ef_io.lef }
set ::env(GPIO_PADS_LEF_CORE_SIDE) { /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/custom_cells/lef/sky130_fd_io_core.lef /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/custom_cells/lef/sky130_ef_io_core.lef }
set ::env(GPIO_PADS_VERILOG) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/verilog/sky130_fd_io/sky130_ef_io.v}
set ::env(GPL_CELL_PADDING) {0}
set ::env(GRT_ADJUSTMENT) {0}
set ::env(GRT_ALLOW_CONGESTION) {0}
set ::env(GRT_ANT_ITERS) {3}
set ::env(GRT_ESTIMATE_PARASITICS) {1}
set ::env(GRT_LAYER_ADJUSTMENTS) {0.99,0,0,0,0,0}
set ::env(GRT_MACRO_EXTENSION) {0}
set ::env(GRT_MAX_DIODE_INS_ITERS) {1}
set ::env(GRT_OVERFLOW_ITERS) {50}
set ::env(IO_PCT) {0.2}
set ::env(KLAYOUT_DRC_KLAYOUT_GDS) {0}
set ::env(KLAYOUT_DRC_TECH_SCRIPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/klayout/drc/sky130A_mr.drc}
set ::env(KLAYOUT_PROPERTIES) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/klayout/tech/sky130A.lyp}
set ::env(KLAYOUT_TECH) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/klayout/tech/sky130A.lyt}
set ::env(KLAYOUT_XOR_GDS) {1}
set ::env(KLAYOUT_XOR_XML) {1}
set ::env(LEC_ENABLE) {0}
set ::env(LEFT_MARGIN_MULT) {12}
set ::env(LIB_FASTEST) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib}
set ::env(LIB_SLOWEST) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib}
set ::env(LIB_SLOWEST_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib}
set ::env(LIB_SYNTH) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib}
set ::env(LIB_TYPICAL) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib}
set ::env(LOGS_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs}
set ::env(LVS_CONNECT_BY_LABEL) {0}
set ::env(LVS_INSERT_POWER_PINS) {1}
set ::env(MACRO_BLOCKAGES_LAYER) {li1 met1 met2 met3 met4}
set ::env(MAGIC_CONVERT_DRC_TO_RDB) {1}
set ::env(MAGIC_DISABLE_HIER_GDS) {1}
set ::env(MAGIC_DRC_USE_GDS) {1}
set ::env(MAGIC_EXT_USE_GDS) {0}
set ::env(MAGIC_GENERATE_GDS) {1}
set ::env(MAGIC_GENERATE_LEF) {1}
set ::env(MAGIC_GENERATE_MAGLEF) {1}
set ::env(MAGIC_INCLUDE_GDS_POINTERS) {0}
set ::env(MAGIC_MAGICRC) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/magic/sky130A.magicrc}
set ::env(MAGIC_PAD) {0}
set ::env(MAGIC_TECH_FILE) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/magic/sky130A.tech}
set ::env(MAGIC_WRITE_FULL_LEF) {0}
set ::env(MAGIC_ZEROIZE_ORIGIN) {0}
set ::env(NETGEN_SETUP_FILE) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/netgen/sky130A_setup.tcl}
set ::env(NO_SYNTH_CELL_LIST) {/home/kareem_farid/caravel/openlane/digital_pll/no_synth.list}
set ::env(OPENLANE_VERBOSE) {1}
set ::env(PDKPATH) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A}
set ::env(PDN_CFG) {/openlane/scripts/openroad/common/pdn_cfg.tcl}
set ::env(PLACE_SITE) {unithd}
set ::env(PLACE_SITE_HEIGHT) {2.720}
set ::env(PLACE_SITE_WIDTH) {0.460}
set ::env(PL_BASIC_PLACEMENT) {0}
set ::env(PL_ESTIMATE_PARASITICS) {1}
set ::env(PL_LIB) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib}
set ::env(PL_MACRO_CHANNEL) {0 0}
set ::env(PL_MACRO_HALO) {0 0}
set ::env(PL_MAX_DISPLACEMENT_X) {500}
set ::env(PL_MAX_DISPLACEMENT_Y) {100}
set ::env(PL_OPTIMIZE_MIRRORING) {1}
set ::env(PL_RANDOM_GLB_PLACEMENT) {0}
set ::env(PL_RANDOM_INITIAL_PLACEMENT) {0}
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) {0}
set ::env(PL_RESIZER_BUFFER_INPUT_PORTS) {1}
set ::env(PL_RESIZER_BUFFER_OUTPUT_PORTS) {1}
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) {0}
set ::env(PL_RESIZER_HOLD_MAX_BUFFER_PERCENT) {50}
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) {0.1}
set ::env(PL_RESIZER_MAX_CAP_MARGIN) {20}
set ::env(PL_RESIZER_MAX_SLEW_MARGIN) {20}
set ::env(PL_RESIZER_MAX_WIRE_LENGTH) {0}
set ::env(PL_RESIZER_REPAIR_DESIGN) {1}
set ::env(PL_RESIZER_REPAIR_TIE_FANOUT) {1}
set ::env(PL_RESIZER_SETUP_MAX_BUFFER_PERCENT) {50}
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) {0.05}
set ::env(PL_RESIZER_TIE_SEPERATION) {0}
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) {0}
set ::env(PL_ROUTABILITY_DRIVEN) {1}
set ::env(PL_SKIP_INITIAL_PLACEMENT) {0}
set ::env(PL_TARGET_DENSITY) {0.68}
set ::env(PL_TIME_DRIVEN) {1}
set ::env(PRIMARY_SIGNOFF_TOOL) {magic}
set ::env(PROCESS) {130}
set ::env(QUIT_ON_HOLD_VIOLATIONS) {1}
set ::env(QUIT_ON_ILLEGAL_OVERLAPS) {1}
set ::env(QUIT_ON_LVS_ERROR) {1}
set ::env(QUIT_ON_MAGIC_DRC) {1}
set ::env(QUIT_ON_SETUP_VIOLATIONS) {1}
set ::env(QUIT_ON_TIMING_VIOLATIONS) {1}
set ::env(QUIT_ON_TR_DRC) {1}
set ::env(RCX_CC_MODEL) {10}
set ::env(RCX_CONTEXT_DEPTH) {5}
set ::env(RCX_CORNER_COUNT) {1}
set ::env(RCX_COUPLING_THRESHOLD) {0.1}
set ::env(RCX_MAX_RESISTANCE) {50}
set ::env(RCX_MERGE_VIA_WIRE_RES) {1}
set ::env(RCX_RULES) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.nom.calibre}
set ::env(RCX_RULES_MAX) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.max.calibre}
set ::env(RCX_RULES_MIN) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.min.calibre}
set ::env(REPORTS_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports}
set ::env(RESULTS_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results}
set ::env(RE_BUFFER_CELL) {sky130_fd_sc_hd__buf_4}
set ::env(RIGHT_MARGIN_MULT) {12}
set ::env(RIPPLE_CARRY_ADDER_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/rca_map.v}
set ::env(ROOT_CLK_BUFFER) {sky130_fd_sc_hd__clkbuf_16}
set ::env(ROUTING_CORES) {2}
set ::env(RSZ_DONT_TOUCH_RX) {$^}
set ::env(RSZ_USE_OLD_REMOVER) {0}
set ::env(RT_MAX_LAYER) {met5}
set ::env(RT_MIN_LAYER) {met1}
set ::env(RUN_CVC) {1}
set ::env(RUN_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51}
set ::env(RUN_DRT) {1}
set ::env(RUN_IRDROP_REPORT) {1}
set ::env(RUN_KLAYOUT) {1}
set ::env(RUN_KLAYOUT_DRC) {0}
set ::env(RUN_KLAYOUT_XOR) {1}
set ::env(RUN_LVS) {1}
set ::env(RUN_MAGIC) {1}
set ::env(RUN_MAGIC_DRC) {1}
set ::env(RUN_SPEF_EXTRACTION) {1}
set ::env(RUN_TAG) {22_10_18_06_51}
set ::env(SPEF_EXTRACTOR) {openrcx}
set ::env(START_TIME) {2022.10.18_13.51.57}
set ::env(STA_REPORT_POWER) {1}
set ::env(STA_WRITE_LIB) {0}
set ::env(STD_CELL_GROUND_PINS) {VGND VNB}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(STD_CELL_LIBRARY_CDL) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/cdl/sky130_fd_sc_hd.cdl}
set ::env(STD_CELL_LIBRARY_OPT) {sky130_fd_sc_hd}
set ::env(STD_CELL_LIBRARY_OPT_CDL) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/cdl/sky130_fd_sc_hd.cdl}
set ::env(STD_CELL_POWER_PINS) {VPWR VPB}
set ::env(SYNTH_ADDER_TYPE) {YOSYS}
set ::env(SYNTH_BIN) {yosys}
set ::env(SYNTH_BUFFERING) {1}
set ::env(SYNTH_CAP_LOAD) {33.442}
set ::env(SYNTH_CLOCK_TRANSITION) {0.15}
set ::env(SYNTH_CLOCK_UNCERTAINTY) {0.25}
set ::env(SYNTH_DRIVING_CELL) {sky130_fd_sc_hd__inv_2}
set ::env(SYNTH_DRIVING_CELL_PIN) {Y}
set ::env(SYNTH_ELABORATE_ONLY) {0}
set ::env(SYNTH_EXTRA_MAPPING_FILE) {}
set ::env(SYNTH_FLAT_TOP) {0}
set ::env(SYNTH_LATCH_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v}
set ::env(SYNTH_MAX_FANOUT) {7}
set ::env(SYNTH_MIN_BUF_PORT) {sky130_fd_sc_hd__buf_2 A X}
set ::env(SYNTH_MUX4_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v}
set ::env(SYNTH_MUX_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v}
set ::env(SYNTH_NO_FLAT) {0}
set ::env(SYNTH_READ_BLACKBOX_LIB) {1}
set ::env(SYNTH_SCRIPT) {/openlane/scripts/yosys/synth.tcl}
set ::env(SYNTH_SHARE_RESOURCES) {1}
set ::env(SYNTH_SIZING) {0}
set ::env(SYNTH_STRATEGY) {AREA 0}
set ::env(SYNTH_TIEHI_PORT) {sky130_fd_sc_hd__conb_1 HI}
set ::env(SYNTH_TIELO_PORT) {sky130_fd_sc_hd__conb_1 LO}
set ::env(SYNTH_TIMING_DERATE) {0.05}
set ::env(TAKE_LAYOUT_SCROT) {0}
set ::env(TAP_DECAP_INSERTION) {1}
set ::env(TECH_LEF) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef}
set ::env(TECH_LEF_MAX) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__max.tlef}
set ::env(TECH_LEF_MIN) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__min.tlef}
set ::env(TECH_LEF_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef}
set ::env(TERMINAL_OUTPUT) {/dev/null}
set ::env(TMP_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp}
set ::env(TOP_MARGIN_MULT) {2}
set ::env(TRACKS_INFO_FILE) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tracks.info}
set ::env(TRISTATE_BUFFER_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v}
set ::env(USE_ARC_ANTENNA_CHECK) {1}
set ::env(USE_GPIO_PADS) {0}
set ::env(VDD_PIN) {VPWR}
set ::env(VERILOG_FILES) {/home/kareem_farid/caravel/openlane/digital_pll/../../verilog/rtl/digital_pll.v}
set ::env(WIRE_RC_LAYER) {met1}
set ::env(YOSYS_REWRITE_VERILOG) {0}
set ::env(cts_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/cts}
set ::env(cts_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/cts}
set ::env(cts_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/cts}
set ::env(cts_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/cts}
set ::env(eco_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/eco}
set ::env(eco_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/eco}
set ::env(eco_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/eco}
set ::env(eco_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/eco}
set ::env(floorplan_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/floorplan}
set ::env(floorplan_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/floorplan}
set ::env(floorplan_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/floorplan}
set ::env(floorplan_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/floorplan}
set ::env(placement_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/placement}
set ::env(placement_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/placement}
set ::env(placement_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/placement}
set ::env(placement_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/placement}
set ::env(routing_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/routing}
set ::env(routing_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/routing}
set ::env(routing_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing}
set ::env(routing_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/routing}
set ::env(signoff_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/signoff}
set ::env(signoff_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff}
set ::env(signoff_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff}
set ::env(signoff_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff}
set ::env(synthesis_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/synthesis}
set ::env(synthesis_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/synthesis}
set ::env(synthesis_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/synthesis}
set ::env(synthesis_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/synthesis}
set ::env(SYNTH_MAX_TRAN) {0.75}
set ::env(CURRENT_INDEX) 32
set ::env(CURRENT_DEF) /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def
set ::env(CURRENT_GUIDE) /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/routing/12-global.guide
set ::env(CURRENT_NETLIST) /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/26-digital_pll.nl.v
set ::env(CURRENT_POWERED_NETLIST) {0}
set ::env(CURRENT_ODB) /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.odb
set ::env(PDK_ROOT) {/home/kareem_farid/caravel/deps/openlane-new/pdk}
set ::env(ANTENNA_CHECK_CURRENT_DEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/26-digital_pll.p.def}
set ::env(ANTENNA_VIOLATOR_LIST) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/31-antenna_violators.rpt}
set ::env(BASE_SDC_FILE) {/home/kareem_farid/caravel/openlane/digital_pll/base.sdc}
set ::env(BASIC_PREP_COMPLETE) {1}
set ::env(BOTTOM_MARGIN_MULT) {2}
set ::env(CARAVEL_ROOT) {/home/kareem_farid/caravel}
set ::env(CARRY_SELECT_ADDER_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/csa_map.v}
set ::env(CELLS_LEF) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef}
set ::env(CELLS_LEF_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef}
set ::env(CELL_CLK_PORT) {CLK}
set ::env(CELL_PAD_EXCLUDE) {sky130_fd_sc_hd__tap* sky130_fd_sc_hd__decap* sky130_ef_sc_hd__decap* sky130_fd_sc_hd__fill*}
set ::env(CHECK_ASSIGN_STATEMENTS) {0}
set ::env(CHECK_UNMAPPED_CELLS) {1}
set ::env(CLK_BUFFER) {sky130_fd_sc_hd__clkbuf_4}
set ::env(CLK_BUFFER_INPUT) {A}
set ::env(CLK_BUFFER_OUTPUT) {X}
set ::env(CLOCK_BUFFER_FANOUT) {16}
set ::env(CLOCK_PERIOD) {10.0}
set ::env(CLOCK_PORT) {}
set ::env(CLOCK_TREE_SYNTH) {0}
set ::env(CLOCK_WIRE_RC_LAYER) {met5}
set ::env(CONFIGS) {general.tcl checkers.tcl synthesis.tcl floorplan.tcl cts.tcl placement.tcl routing.tcl extraction.tcl}
set ::env(CORE_AREA) {5.52 5.44 94.3 68.0}
set ::env(CORE_HEIGHT) {62.56}
set ::env(CORE_WIDTH) {88.78}
set ::env(CTS_CLK_BUFFER_LIST) {sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_2}
set ::env(CTS_CLK_MAX_WIRE_LENGTH) {0}
set ::env(CTS_CURRENT_DEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/placement/digital_pll.def}
set ::env(CTS_DISABLE_POST_PROCESSING) {0}
set ::env(CTS_DISTANCE_BETWEEN_BUFFERS) {0}
set ::env(CTS_MAX_CAP) {1.53169}
set ::env(CTS_REPORT_TIMING) {1}
set ::env(CTS_ROOT_BUFFER) {sky130_fd_sc_hd__clkbuf_16}
set ::env(CTS_SINK_CLUSTERING_MAX_DIAMETER) {50}
set ::env(CTS_SINK_CLUSTERING_SIZE) {25}
set ::env(CTS_SQR_CAP) {0.258e-3}
set ::env(CTS_SQR_RES) {0.125}
set ::env(CTS_TARGET_SKEW) {200}
set ::env(CTS_TECH_DIR) {N/A}
set ::env(CTS_TOLERANCE) {100}
set ::env(CURRENT_DEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/26-digital_pll.p.def}
set ::env(CURRENT_GDS) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/digital_pll.gds}
set ::env(CURRENT_GUIDE) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/routing/12-global.guide}
set ::env(CURRENT_INDEX) {32}
set ::env(CURRENT_NETLIST) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/26-digital_pll.nl.v}
set ::env(CURRENT_ODB) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.odb}
set ::env(CURRENT_POWERED_NETLIST) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/26-digital_pll.pnl.v}
set ::env(CURRENT_SDC) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/floorplan/3-initial_fp.sdc}
set ::env(CURRENT_SDF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/process_corner_nom/digital_pll.sdf}
set ::env(CURRENT_SPEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/process_corner_nom/digital_pll.spef}
set ::env(CURRENT_STEP) {}
set ::env(CVC_SCRIPTS_DIR) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/cvc}
set ::env(DATA_WIRE_RC_LAYER) {met2}
set ::env(DECAP_CELL) {sky130_ef_sc_hd__decap_12 sky130_fd_sc_hd__decap_8 sky130_fd_sc_hd__decap_6 sky130_fd_sc_hd__decap_4 sky130_fd_sc_hd__decap_3}
set ::env(DEFAULT_MAX_TRAN) {0.75}
set ::env(DEF_UNITS_PER_MICRON) {1000}
set ::env(DESIGN_CONFIG) {/home/kareem_farid/caravel/openlane/digital_pll/config.tcl}
set ::env(DESIGN_DIR) {/home/kareem_farid/caravel/openlane/digital_pll}
set ::env(DESIGN_IS_CORE) {1}
set ::env(DESIGN_NAME) {digital_pll}
set ::env(DETAILED_ROUTER) {tritonroute}
set ::env(DIE_AREA) {0.0 0.0 100.0 75.0}
set ::env(DIODE_CELL) {sky130_fd_sc_hd__diode_2}
set ::env(DIODE_CELL_PIN) {DIODE}
set ::env(DIODE_INSERTION_CURRENT_DEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def}
set ::env(DIODE_INSERTION_STRATEGY) {4}
set ::env(DIODE_PADDING) {0}
set ::env(DONT_USE_CELLS) {sky130_fd_sc_hd__a2111oi_0 sky130_fd_sc_hd__a21boi_0 sky130_fd_sc_hd__and2_0 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__fa_4 sky130_fd_sc_hd__lpflow_bleeder_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 sky130_fd_sc_hd__lpflow_decapkapwr_12 sky130_fd_sc_hd__lpflow_decapkapwr_3 sky130_fd_sc_hd__lpflow_decapkapwr_4 sky130_fd_sc_hd__lpflow_decapkapwr_6 sky130_fd_sc_hd__lpflow_decapkapwr_8 sky130_fd_sc_hd__lpflow_inputiso0n_1 sky130_fd_sc_hd__lpflow_inputiso0p_1 sky130_fd_sc_hd__lpflow_inputiso1n_1 sky130_fd_sc_hd__lpflow_inputiso1p_1 sky130_fd_sc_hd__lpflow_inputisolatch_1 sky130_fd_sc_hd__lpflow_isobufsrc_1 sky130_fd_sc_hd__lpflow_isobufsrc_16 sky130_fd_sc_hd__lpflow_isobufsrc_2 sky130_fd_sc_hd__lpflow_isobufsrc_4 sky130_fd_sc_hd__lpflow_isobufsrc_8 sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 sky130_fd_sc_hd__mux4_4 sky130_fd_sc_hd__o21ai_0 sky130_fd_sc_hd__o311ai_0 sky130_fd_sc_hd__or2_0 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__xor3_1 sky130_fd_sc_hd__xor3_2 sky130_fd_sc_hd__xor3_4 sky130_fd_sc_hd__xnor3_1 sky130_fd_sc_hd__xnor3_2 sky130_fd_sc_hd__xnor3_4 }
set ::env(DPL_CELL_PADDING) {2}
set ::env(DRC_CURRENT_DEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/26-digital_pll.p.def}
set ::env(DRC_EXCLUDE_CELL_LIST) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/drc_exclude.cells}
set ::env(DRC_EXCLUDE_CELL_LIST_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/drc_exclude.cells}
set ::env(DRT_CELL_PADDING) {4}
set ::env(DRT_OPT_ITERS) {64}
set ::env(ECO_ENABLE) {0}
set ::env(ECO_FINISH) {0}
set ::env(ECO_ITER) {0}
set ::env(ECO_SKIP_PIN) {1}
set ::env(EXT_NETLIST) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/digital_pll.spice}
set ::env(FAKEDIODE_CELL) {sky130_ef_sc_hd__fakediode_2}
set ::env(FILL_CELL) {sky130_fd_sc_hd__fill*}
set ::env(FILL_INSERTION) {1}
set ::env(FP_ASPECT_RATIO) {1}
set ::env(FP_CORE_UTIL) {50}
set ::env(FP_ENDCAP_CELL) {sky130_fd_sc_hd__decap_3}
set ::env(FP_IO_HEXTEND) {-1}
set ::env(FP_IO_HLAYER) {met3}
set ::env(FP_IO_HLENGTH) {4}
set ::env(FP_IO_HTHICKNESS_MULT) {2}
set ::env(FP_IO_MIN_DISTANCE) {3}
set ::env(FP_IO_MODE) {1}
set ::env(FP_IO_UNMATCHED_ERROR) {1}
set ::env(FP_IO_VEXTEND) {-1}
set ::env(FP_IO_VLAYER) {met2}
set ::env(FP_IO_VLENGTH) {4}
set ::env(FP_IO_VTHICKNESS_MULT) {2}
set ::env(FP_PDN_AUTO_ADJUST) {1}
set ::env(FP_PDN_CHECK_NODES) {1}
set ::env(FP_PDN_CORE_RING) {0}
set ::env(FP_PDN_CORE_RING_HOFFSET) {6}
set ::env(FP_PDN_CORE_RING_HSPACING) {1.7}
set ::env(FP_PDN_CORE_RING_HWIDTH) {1.6}
set ::env(FP_PDN_CORE_RING_VOFFSET) {6}
set ::env(FP_PDN_CORE_RING_VSPACING) {1.7}
set ::env(FP_PDN_CORE_RING_VWIDTH) {1.6}
set ::env(FP_PDN_ENABLE_GLOBAL_CONNECTIONS) {1}
set ::env(FP_PDN_ENABLE_MACROS_GRID) {1}
set ::env(FP_PDN_ENABLE_RAILS) {1}
set ::env(FP_PDN_HOFFSET) {16.41}
set ::env(FP_PDN_HORIZONTAL_HALO) {10}
set ::env(FP_PDN_HPITCH) {40}
set ::env(FP_PDN_HSPACING) {18.4}
set ::env(FP_PDN_HWIDTH) {1.6}
set ::env(FP_PDN_IRDROP) {1}
set ::env(FP_PDN_LOWER_LAYER) {met4}
set ::env(FP_PDN_RAILS_LAYER) {met1}
set ::env(FP_PDN_RAIL_OFFSET) {0}
set ::env(FP_PDN_RAIL_WIDTH) {0.48}
set ::env(FP_PDN_SKIPTRIM) {1}
set ::env(FP_PDN_UPPER_LAYER) {met5}
set ::env(FP_PDN_VERTICAL_HALO) {10}
set ::env(FP_PDN_VOFFSET) {16.32}
set ::env(FP_PDN_VPITCH) {40}
set ::env(FP_PDN_VSPACING) {18.4}
set ::env(FP_PDN_VWIDTH) {1.6}
set ::env(FP_PIN_ORDER_CFG) {/home/kareem_farid/caravel/openlane/digital_pll/pin_order.cfg}
set ::env(FP_SIZING) {absolute}
set ::env(FP_TAPCELL_DIST) {13}
set ::env(FP_TAP_HORIZONTAL_HALO) {10}
set ::env(FP_TAP_VERTICAL_HALO) {10}
set ::env(FP_WELLTAP_CELL) {sky130_fd_sc_hd__tapvpwrvgnd_1}
set ::env(FULL_ADDER_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/fa_map.v}
set ::env(GDS_FILES) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds}
set ::env(GDS_FILES_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds}
set ::env(GENERATE_FINAL_SUMMARY_REPORT) {1}
set ::env(GLB_CFG_FILE) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/config.tcl}
set ::env(GLB_OPTIMIZE_MIRRORING) {1}
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) {0}
set ::env(GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT) {50}
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) {0.05}
set ::env(GLB_RESIZER_MAX_CAP_MARGIN) {10}
set ::env(GLB_RESIZER_MAX_SLEW_MARGIN) {10}
set ::env(GLB_RESIZER_MAX_WIRE_LENGTH) {0}
set ::env(GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT) {50}
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) {0.025}
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) {0}
set ::env(GLOBAL_ROUTER) {fastroute}
set ::env(GND_NET) {VGND}
set ::env(GND_NETS) {VGND}
set ::env(GND_PIN) {VGND}
set ::env(GPIO_PADS_LEF) { /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_ef_io.lef }
set ::env(GPIO_PADS_LEF_CORE_SIDE) { /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/custom_cells/lef/sky130_fd_io_core.lef /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/custom_cells/lef/sky130_ef_io_core.lef }
set ::env(GPIO_PADS_VERILOG) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/verilog/sky130_fd_io/sky130_ef_io.v}
set ::env(GPL_CELL_PADDING) {0}
set ::env(GRT_ADJUSTMENT) {0}
set ::env(GRT_ALLOW_CONGESTION) {0}
set ::env(GRT_ANT_ITERS) {3}
set ::env(GRT_ESTIMATE_PARASITICS) {1}
set ::env(GRT_LAYER_ADJUSTMENTS) {0.99,0,0,0,0,0}
set ::env(GRT_MACRO_EXTENSION) {0}
set ::env(GRT_MAX_DIODE_INS_ITERS) {1}
set ::env(GRT_OVERFLOW_ITERS) {50}
set ::env(HOME) {/}
set ::env(HOSTNAME) {d62ec4b65d8c}
set ::env(IO_PCT) {0.2}
set ::env(KLAYOUT_DRC_KLAYOUT_GDS) {0}
set ::env(KLAYOUT_DRC_TECH_SCRIPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/klayout/drc/sky130A_mr.drc}
set ::env(KLAYOUT_PROPERTIES) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/klayout/tech/sky130A.lyp}
set ::env(KLAYOUT_TECH) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/klayout/tech/sky130A.lyt}
set ::env(KLAYOUT_XOR_GDS) {1}
set ::env(KLAYOUT_XOR_XML) {1}
set ::env(LANG) {en_US.UTF-8}
set ::env(LAST_TIMING_REPORT_TAG) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/21-rcx_sta}
set ::env(LC_ALL) {en_US.UTF-8}
set ::env(LC_CTYPE) {en_US.UTF-8}
set ::env(LD_LIBRARY_PATH) {/build//lib:/build//lib/Linux-x86_64:}
set ::env(LEC_ENABLE) {0}
set ::env(LEFT_MARGIN_MULT) {12}
set ::env(LIB_CTS) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/cts/cts.lib}
set ::env(LIB_FASTEST) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib}
set ::env(LIB_SLOWEST) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib}
set ::env(LIB_SLOWEST_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib}
set ::env(LIB_SYNTH) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/synthesis/trimmed.lib}
set ::env(LIB_SYNTH_COMPLETE) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib}
set ::env(LIB_SYNTH_COMPLETE_NO_PG) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib}
set ::env(LIB_SYNTH_MERGED) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/synthesis/merged.lib}
set ::env(LIB_SYNTH_NO_PG) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/synthesis/1-trimmed.no_pg.lib}
set ::env(LIB_TYPICAL) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib}
set ::env(LOGS_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs}
set ::env(LVS_CONNECT_BY_LABEL) {0}
set ::env(LVS_CURRENT_DEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def}
set ::env(LVS_INSERT_POWER_PINS) {1}
set ::env(MACRO_BLOCKAGES_LAYER) {li1 met1 met2 met3 met4}
set ::env(MAGIC_CONVERT_DRC_TO_RDB) {1}
set ::env(MAGIC_DISABLE_HIER_GDS) {1}
set ::env(MAGIC_DRC_USE_GDS) {1}
set ::env(MAGIC_EXT_USE_GDS) {0}
set ::env(MAGIC_GDS) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff/digital_pll.magic.gds}
set ::env(MAGIC_GENERATE_GDS) {1}
set ::env(MAGIC_GENERATE_LEF) {1}
set ::env(MAGIC_GENERATE_MAGLEF) {1}
set ::env(MAGIC_INCLUDE_GDS_POINTERS) {0}
set ::env(MAGIC_MAGICRC) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/magic/sky130A.magicrc}
set ::env(MAGIC_PAD) {0}
set ::env(MAGIC_TECH_FILE) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/magic/sky130A.tech}
set ::env(MAGIC_WRITE_FULL_LEF) {0}
set ::env(MAGIC_ZEROIZE_ORIGIN) {0}
set ::env(MAGTYPE) {maglef}
set ::env(MANPATH) {/build//share/man:}
set ::env(MAX_METAL_LAYER) {6}
set ::env(MC_SDF_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/sdf}
set ::env(MC_SPEF_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/mca/spef}
set ::env(MERGED_LEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.nom.lef}
set ::env(MERGED_LEF_MAX) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.max.lef}
set ::env(MERGED_LEF_MIN) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/merged.min.lef}
set ::env(MISMATCHES_OK) {1}
set ::env(NETGEN_SETUP_FILE) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/netgen/sky130A_setup.tcl}
set ::env(NO_SYNTH_CELL_LIST) {/home/kareem_farid/caravel/openlane/digital_pll/no_synth.list}
set ::env(OPENLANE_ROOT) {/openlane}
set ::env(OPENLANE_RUN_TAG) {22_10_18_06_51}
set ::env(OPENLANE_VERBOSE) {1}
set ::env(OPENLANE_VERSION) {e3a5189a1b0fc4290686fcf2ae46cd6d7947cf9f}
set ::env(OPENROAD) {/build/}
set ::env(OPENROAD_BIN) {openroad}
set ::env(PARSITICS_CURRENT_DEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing/digital_pll.def}
set ::env(PATH) {/openlane:/openlane/scripts:/build//bin:/build//bin/Linux-x86_64:/build//pdn/scripts:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin}
set ::env(PDK) {sky130A}
set ::env(PDKPATH) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A}
set ::env(PDK_ROOT) {/home/kareem_farid/caravel/deps/openlane-new/pdk}
set ::env(PDN_CFG) {/openlane/scripts/openroad/common/pdn_cfg.tcl}
set ::env(PLACEMENT_CURRENT_DEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/floorplan/6-pdn.def}
set ::env(PLACE_SITE) {unithd}
set ::env(PLACE_SITE_HEIGHT) {2.720}
set ::env(PLACE_SITE_WIDTH) {0.460}
set ::env(PL_BASIC_PLACEMENT) {0}
set ::env(PL_ESTIMATE_PARASITICS) {1}
set ::env(PL_INIT_COEFF) {0.00002}
set ::env(PL_IO_ITER) {5}
set ::env(PL_LIB) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib}
set ::env(PL_MACRO_CHANNEL) {0 0}
set ::env(PL_MACRO_HALO) {0 0}
set ::env(PL_MAX_DISPLACEMENT_X) {500}
set ::env(PL_MAX_DISPLACEMENT_Y) {100}
set ::env(PL_OPTIMIZE_MIRRORING) {1}
set ::env(PL_RANDOM_GLB_PLACEMENT) {0}
set ::env(PL_RANDOM_INITIAL_PLACEMENT) {0}
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) {0}
set ::env(PL_RESIZER_BUFFER_INPUT_PORTS) {1}
set ::env(PL_RESIZER_BUFFER_OUTPUT_PORTS) {1}
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) {0}
set ::env(PL_RESIZER_HOLD_MAX_BUFFER_PERCENT) {50}
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) {0.1}
set ::env(PL_RESIZER_MAX_CAP_MARGIN) {20}
set ::env(PL_RESIZER_MAX_SLEW_MARGIN) {20}
set ::env(PL_RESIZER_MAX_WIRE_LENGTH) {0}
set ::env(PL_RESIZER_REPAIR_DESIGN) {1}
set ::env(PL_RESIZER_REPAIR_TIE_FANOUT) {1}
set ::env(PL_RESIZER_SETUP_MAX_BUFFER_PERCENT) {50}
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) {0.05}
set ::env(PL_RESIZER_TIE_SEPERATION) {0}
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) {0}
set ::env(PL_ROUTABILITY_DRIVEN) {1}
set ::env(PL_SKIP_INITIAL_PLACEMENT) {0}
set ::env(PL_TARGET_DENSITY) {0.68}
set ::env(PL_TIME_DRIVEN) {1}
set ::env(PRIMARY_SIGNOFF_TOOL) {magic}
set ::env(PROCESS) {130}
set ::env(PWD) {/home/kareem_farid/caravel/openlane}
set ::env(QUIT_ON_HOLD_VIOLATIONS) {1}
set ::env(QUIT_ON_ILLEGAL_OVERLAPS) {1}
set ::env(QUIT_ON_LVS_ERROR) {1}
set ::env(QUIT_ON_MAGIC_DRC) {1}
set ::env(QUIT_ON_SETUP_VIOLATIONS) {1}
set ::env(QUIT_ON_TIMING_VIOLATIONS) {1}
set ::env(QUIT_ON_TR_DRC) {1}
set ::env(RCX_CC_MODEL) {10}
set ::env(RCX_CONTEXT_DEPTH) {5}
set ::env(RCX_CORNER_COUNT) {1}
set ::env(RCX_COUPLING_THRESHOLD) {0.1}
set ::env(RCX_MAX_RESISTANCE) {50}
set ::env(RCX_MERGE_VIA_WIRE_RES) {1}
set ::env(RCX_RULES) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.nom.calibre}
set ::env(RCX_RULES_MAX) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.max.calibre}
set ::env(RCX_RULES_MIN) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.min.calibre}
set ::env(RCX_SDC_FILE) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/floorplan/3-initial_fp.sdc}
set ::env(REPORTS_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports}
set ::env(RESULTS_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results}
set ::env(RE_BUFFER_CELL) {sky130_fd_sc_hd__buf_4}
set ::env(RIGHT_MARGIN_MULT) {12}
set ::env(RIPPLE_CARRY_ADDER_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/rca_map.v}
set ::env(ROOT_CLK_BUFFER) {sky130_fd_sc_hd__clkbuf_16}
set ::env(ROUTING_CORES) {2}
set ::env(ROUTING_CURRENT_DEF) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/placement/digital_pll.def}
set ::env(RSZ_DONT_TOUCH_RX) {\$^}
set ::env(RSZ_LIB) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/synthesis/resizer_sky130_fd_sc_hd__tt_025C_1v80.lib}
set ::env(RSZ_USE_OLD_REMOVER) {0}
set ::env(RT_MAX_LAYER) {met5}
set ::env(RT_MIN_LAYER) {met1}
set ::env(RUN_CVC) {1}
set ::env(RUN_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51}
set ::env(RUN_DRT) {1}
set ::env(RUN_IRDROP_REPORT) {1}
set ::env(RUN_KLAYOUT) {1}
set ::env(RUN_KLAYOUT_DRC) {0}
set ::env(RUN_KLAYOUT_XOR) {1}
set ::env(RUN_LVS) {1}
set ::env(RUN_MAGIC) {1}
set ::env(RUN_MAGIC_DRC) {1}
set ::env(RUN_SPEF_EXTRACTION) {1}
set ::env(RUN_STANDALONE) {1}
set ::env(RUN_TAG) {22_10_18_06_51}
set ::env(SCRIPTS_DIR) {/openlane/scripts}
set ::env(SHLVL) {1}
set ::env(SPEF_EXTRACTOR) {openrcx}
set ::env(START_TIME) {2022.10.18_13.51.57}
set ::env(STA_PRE_CTS) {0}
set ::env(STA_REPORT_POWER) {1}
set ::env(STA_WRITE_LIB) {0}
set ::env(STD_CELL_GROUND_PINS) {VGND VNB}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(STD_CELL_LIBRARY_CDL) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/cdl/sky130_fd_sc_hd.cdl}
set ::env(STD_CELL_LIBRARY_OPT) {sky130_fd_sc_hd}
set ::env(STD_CELL_LIBRARY_OPT_CDL) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/cdl/sky130_fd_sc_hd.cdl}
set ::env(STD_CELL_POWER_PINS) {VPWR VPB}
set ::env(SYNTH_ADDER_TYPE) {YOSYS}
set ::env(SYNTH_BIN) {yosys}
set ::env(SYNTH_BUFFERING) {1}
set ::env(SYNTH_CAP_LOAD) {33.442}
set ::env(SYNTH_CLOCK_TRANSITION) {0.15}
set ::env(SYNTH_CLOCK_UNCERTAINTY) {0.25}
set ::env(SYNTH_DRIVING_CELL) {sky130_fd_sc_hd__inv_2}
set ::env(SYNTH_DRIVING_CELL_PIN) {Y}
set ::env(SYNTH_ELABORATE_ONLY) {0}
set ::env(SYNTH_EXTRA_MAPPING_FILE) {}
set ::env(SYNTH_FLAT_TOP) {0}
set ::env(SYNTH_LATCH_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v}
set ::env(SYNTH_MAX_FANOUT) {7}
set ::env(SYNTH_MAX_TRAN) {0.75}
set ::env(SYNTH_MIN_BUF_PORT) {sky130_fd_sc_hd__buf_2 A X}
set ::env(SYNTH_MUX4_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v}
set ::env(SYNTH_MUX_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v}
set ::env(SYNTH_NO_FLAT) {0}
set ::env(SYNTH_OPT) {0}
set ::env(SYNTH_READ_BLACKBOX_LIB) {1}
set ::env(SYNTH_SCRIPT) {/openlane/scripts/yosys/synth.tcl}
set ::env(SYNTH_SHARE_RESOURCES) {1}
set ::env(SYNTH_SIZING) {0}
set ::env(SYNTH_STRATEGY) {AREA 0}
set ::env(SYNTH_TIEHI_PORT) {sky130_fd_sc_hd__conb_1 HI}
set ::env(SYNTH_TIELO_PORT) {sky130_fd_sc_hd__conb_1 LO}
set ::env(SYNTH_TIMING_DERATE) {0.05}
set ::env(TAKE_LAYOUT_SCROT) {0}
set ::env(TAP_DECAP_INSERTION) {1}
set ::env(TECH_LEF) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef}
set ::env(TECH_LEF_MAX) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__max.tlef}
set ::env(TECH_LEF_MIN) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__min.tlef}
set ::env(TECH_LEF_OPT) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef}
set ::env(TECH_METAL_LAYERS) {li1 met1 met2 met3 met4 met5}
set ::env(TERM) {xterm}
set ::env(TERMINAL_OUTPUT) {/dev/null}
set ::env(TMP_DIR) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp}
set ::env(TOP_MARGIN_MULT) {2}
set ::env(TRACKS_INFO_FILE) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tracks.info}
set ::env(TRACKS_INFO_FILE_PROCESSED) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/routing/config.tracks}
set ::env(TRISTATE_BUFFER_MAP) {/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v}
set ::env(USE_ARC_ANTENNA_CHECK) {1}
set ::env(USE_GPIO_PADS) {0}
set ::env(VCHECK_OUTPUT) {}
set ::env(VDD_NET) {VPWR}
set ::env(VDD_NETS) {VPWR}
set ::env(VDD_PIN) {VPWR}
set ::env(VERILOG_FILES) {/home/kareem_farid/caravel/openlane/digital_pll/../../verilog/rtl/digital_pll.v}
set ::env(WIRE_RC_LAYER) {met1}
set ::env(YOSYS_REWRITE_VERILOG) {0}
set ::env(_) {/openlane/flow.tcl}
set ::env(cts_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/cts}
set ::env(cts_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/cts}
set ::env(cts_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/cts}
set ::env(cts_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/cts}
set ::env(drc_prefix) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/drc}
set ::env(eco_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/eco}
set ::env(eco_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/eco}
set ::env(eco_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/eco}
set ::env(eco_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/eco}
set ::env(floorplan_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/floorplan}
set ::env(floorplan_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/floorplan}
set ::env(floorplan_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/floorplan}
set ::env(floorplan_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/floorplan}
set ::env(fp_report_prefix) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/floorplan/3-initial_fp}
set ::env(placement_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/placement}
set ::env(placement_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/placement}
set ::env(placement_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/placement}
set ::env(placement_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/placement}
set ::env(routing_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/routing}
set ::env(routing_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/routing}
set ::env(routing_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/routing}
set ::env(routing_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/routing}
set ::env(signoff_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/signoff}
set ::env(signoff_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff}
set ::env(signoff_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/signoff}
set ::env(signoff_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff}
set ::env(synth_report_prefix) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/synthesis/1-synthesis}
set ::env(synthesis_logs) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/logs/synthesis}
set ::env(synthesis_reports) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/synthesis}
set ::env(synthesis_results) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/results/synthesis}
set ::env(synthesis_tmpfiles) {/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/synthesis}
set ::env(timer_end) {1666101184}
set ::env(timer_routed) {1666101163}
set ::env(timer_start) {1666101117}

View File

@ -1,17 +1,17 @@
CVC: Log output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt
CVC: Error output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt.error.gz
CVC: Debug output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt.debug.gz
CVC: Log output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/digital_pll.rpt
CVC: Error output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/digital_pll.rpt.error.gz
CVC: Debug output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/digital_pll.rpt.debug.gz
CVC: Circuit Validation Check Version 1.1.0
CVC: Start: Mon Oct 17 19:27:10 2022
CVC: Start: Tue Oct 18 13:53:04 2022
Using the following parameters for CVC (Circuit Validation Check) from /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/cvc/cvcrc
CVC_TOP = 'digital_pll'
CVC_NETLIST = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/digital_pll.cdl'
CVC_NETLIST = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/digital_pll.cdl'
CVC_MODE = 'digital_pll'
CVC_MODEL_FILE = '/home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/cvc/models'
CVC_POWER_FILE = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/digital_pll.power'
CVC_POWER_FILE = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/digital_pll.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt'
CVC_REPORT_FILE = '/home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/reports/signoff/digital_pll.rpt'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
@ -45,206 +45,7 @@ End of parameters
CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/digital_pll.cdl
Cdl fixed data size 28478
Usage CDL: Time: 0 Memory: 6976 I/O: 8 Swap: 0
CVC: Parsing netlist /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_18_06_51/tmp/signoff/digital_pll.cdl
Cdl fixed data size 35716
Usage CDL: Time: 0 Memory: 7292 I/O: 8 Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0 Memory: 6976 I/O: 8 Swap: 0
CVC: 576(576) instances, 1426(1426) nets, 2798(2798) devices.
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
Shorted 2 short
Setting instance power...
ModelList> filename /home/kareem_farid/caravel/deps/openlane-new/pdk/sky130A/libs.tech/openlane/cvc/models
Model> sky130_fd_pr__cap_mim_m3_1 0 C->capacitor Parameters>
Model> sky130_fd_pr__cap_mim_m3_2 0 C->capacitor Parameters>
Model> sky130_fd_pr__cap_var 0 C->capacitor Parameters>
Model> condiode 0 D->diode Parameters> Diodes> 1-2
Model> sky130_fd_pr__diode_pd2nw_05v5 0 D->diode Parameters> Diodes> 1-2
Model> sky130_fd_pr__diode_pw2nd_05v5 0 D->diode Parameters> Diodes> 1-2
Model> sky130_fd_pr__diode_pw2nd_11v0 0 D->diode Parameters> Diodes> 1-2
Model> sky130_fd_pr__model__parasitic__diode_ps2dn 0 D->diode Parameters> Diodes> 1-2
Model> sky130_fd_pr__model__parasitic__diode_ps2nw 0 D->diode Parameters> Diodes> 1-2
Model> sky130_fd_pr__model__parasitic__diode_pw2dn 0 D->diode Parameters> Diodes> 1-2
Model> nfet_01v8 1398 M->nmos Parameters> Vth=0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 4-1 4-3
Model> pfet_01v8_hvt 1398 M->pmos Parameters> Vth=-0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 1-4 3-4
Model> sky130_fd_bs_flash__special_sonosfet_star 0 M->nmos Parameters> Vth=0.2 R=L/W*7000 Diodes> 4-1 4-3
Model> sky130_fd_pr__esd_nfet_g5v0d10v5 0 M->nmos Parameters> Vth=0.2 R=L/W*7000 Diodes> 4-1 4-3
Model> sky130_fd_pr__nfet_01v8 0 M->nmos Parameters> Vth=0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 4-1 4-3
Model> sky130_fd_pr__nfet_01v8_lvt 0 M->nmos Parameters> Vth=0.1 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 4-1 4-3
Model> sky130_fd_pr__nfet_03v3_nvt 0 M->nmos Parameters> Vth=0.2 Vds=3.3 Vgs=3.3 R=L/W*7000 Diodes> 4-1 4-3
Model> sky130_fd_pr__nfet_05v0_nvt 0 M->nmos Parameters> Vth=0.2 R=L/W*7000 Diodes> 4-1 4-3
Model> sky130_fd_pr__nfet_g5v0d10v5 0 M->nmos Parameters> Vth=0.2 R=L/W*7000 Diodes> 4-1 4-3
Model> sky130_fd_pr__pfet_01v8 0 M->pmos Parameters> Vth=-0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 1-4 3-4
Model> sky130_fd_pr__pfet_01v8_hvt 0 M->pmos Parameters> Vth=-0.3 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 1-4 3-4
Model> sky130_fd_pr__pfet_01v8_lvt 0 M->pmos Parameters> Vth=-0.1 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 1-4 3-4
Model> sky130_fd_pr__pfet_g5v0d10v5 0 M->pmos Parameters> Vth=-0.2 R=L/W*7000 Diodes> 1-4 3-4
Model> sky130_fd_pr__special_nfet_latch 0 M->nmos Parameters> Vth=0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 4-1 4-3
Model> sky130_fd_pr__special_pfet_pass 0 M->pmos Parameters> Vth=-0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 1-4 3-4
Model> sky130_fd_pr__pnp_05v5 0 Q->bipolar Parameters>
Model> short 2 R->switch_on Parameters>
Model> sky130_fd_pr__res_generic_m1 0 R->resistor Parameters> R=l/w
Model> sky130_fd_pr__res_generic_m2 0 R->resistor Parameters> R=l/w
Model> sky130_fd_pr__res_generic_m3 0 R->resistor Parameters> R=l/w
Model> sky130_fd_pr__res_generic_m4 0 R->resistor Parameters> R=l/w
Model> sky130_fd_pr__res_generic_m5 0 R->resistor Parameters> R=l/w
Model> sky130_fd_pr__res_generic_nd 0 R->resistor Parameters> R=l/w*120
Model> sky130_fd_pr__res_generic_nd__hv 0 R->resistor Parameters> R=l/w*114
Model> sky130_fd_pr__res_generic_pd__hv 0 R->resistor Parameters> R=l/w*191
Model> sky130_fd_pr__res_generic_po 0 R->resistor Parameters> R=l/w*48
Model> sky130_fd_pr__res_high_po 0 R->resistor Parameters> R=l/w*2000
Model> sky130_fd_pr__res_xhigh_po 0 R->resistor Parameters> R=l/w*2000
ModelList> end
Power List> filename /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/tmp/signoff/digital_pll.power
VPWR power 1.8 -> 1.8 power
VGND power 0.0 -> 0.0 power
dco~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
enable~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
osc~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
resetb~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
div[4:0]~>std_input input std_input
->div[0] input std_input -> min@0.0 max@1.8 input family(std_input;)
->div[1] input std_input -> min@0.0 max@1.8 input family(std_input;)
->div[2] input std_input -> min@0.0 max@1.8 input family(std_input;)
->div[3] input std_input -> min@0.0 max@1.8 input family(std_input;)
->div[4] input std_input -> min@0.0 max@1.8 input family(std_input;)
ext_trim[25:0]~>std_input input std_input
->ext_trim[0] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[10] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[11] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[12] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[13] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[14] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[15] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[16] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[17] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[18] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[19] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[1] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[20] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[21] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[22] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[23] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[24] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[25] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[2] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[3] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[4] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[5] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[6] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[7] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[8] input std_input -> min@0.0 max@1.8 input family(std_input;)
->ext_trim[9] input std_input -> min@0.0 max@1.8 input family(std_input;)
> expected values
> macros
#define std_input min@VGND max@VPWR -> min@0.0 max@1.8
Power List> end
CVC: Linking devices...
Usage EQUIV: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 44
Hash dump:parameter->resistance map
Contains 53 buckets, 30 elements
Element count 0, 24
Element count 1, 28
Element count 2, 1
Unused hash: 0.45, average depth 1.07
Hash dump:text->circuit map
Contains 337 buckets, 438 elements
Element count 0, 71
Element count 1, 144
Element count 2, 81
Element count 3, 33
Element count 4, 7
Element count 5, 1
Unused hash: 0.21, average depth 2.06
Hash dump:string->text map
Contains 1493 buckets, 2080 elements
Element count 0, 395
Element count 1, 481
Element count 2, 365
Element count 3, 165
Element count 4, 64
Element count 5, 20
Element count 6, 3
Unused hash: 0.26, average depth 2.43
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 44
CVC: Calculating min/max voltages...
Processing trivial nets found 392 trivial nets
CVC: Ignoring invalid calculations...
CVC: Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC: Ignored 0 devices
Usage MIN/MAX1: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 613
! Checking forward bias diode errors:
! Checking nmos source/drain vs bias errors:
! Checking nmos gate vs source errors:
! Checking pmos source/drain vs bias errors:
! Checking pmos gate vs source errors:
Usage ERROR: Time: 0 Memory: 7616 I/O: 24 Swap: 0
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 613
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 613
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 392 trivial nets
CVC: Ignoring invalid calculations...
CVC: Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC: Ignored 0 devices
Usage MIN/MAX2: Time: 0 Memory: 7616 I/O: 24 Swap: 0
Power nets 1182
! Checking overvoltage errors
! Checking nmos possible leak errors:
! Checking pmos possible leak errors:
! Checking mos floating input errors:
! Checking expected values:
CVC: Error Counts
CVC: Fuse Problems: 0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks: 0
CVC: LDD drain->source: 0
CVC: HI-Z Inputs: 0
CVC: Forward Bias Diodes: 0
CVC: NMOS Source vs Bulk: 0
CVC: NMOS Gate vs Source: 0
CVC: NMOS Possible Leaks: 0
CVC: PMOS Source vs Bulk: 0
CVC: PMOS Gate vs Source: 0
CVC: PMOS Possible Leaks: 0
CVC: Overvoltage-VBG: 0
CVC: Overvoltage-VBS: 0
CVC: Overvoltage-VDS: 0
CVC: Overvoltage-VGS: 0
CVC: Model errors: 0
CVC: Unexpected voltage : 0
CVC: Total: 0
Usage Total: Time: 0 Memory: 8456 I/O: 64 Swap: 0
Virtual net update/access 12621/318421
CVC: Log output to /home/kareem_farid/caravel/openlane/digital_pll/runs/22_10_17_12_25/reports/signoff/digital_pll.rpt
CVC: End: Mon Oct 17 19:27:10 2022

View File

@ -1,6 +1,6 @@
###############################################################################
# Created by write_sdc
# Mon Oct 17 19:25:30 2022
# Tue Oct 18 13:52:05 2022
###############################################################################
current_design digital_pll
###############################################################################

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,68 @@
box 10304 5967 10333 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10367 5967 10425 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10459 5967 10488 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10948 5967 10977 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 11011 5967 11069 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 11103 5967 11161 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 11195 5967 11201 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10488 5967 10517 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10551 5967 10609 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10643 5967 10701 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10735 5967 10793 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10827 5967 10885 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10919 5967 10948 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10120 5967 10149 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10149 5967 10183 6001
feedback add "Illegal overlap between obsli1c and locali (types do not connect)" medium
box 10183 5967 10241 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 10275 5967 10304 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 11199 5967 11224 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12420 5967 12449 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12483 5967 12541 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12575 5967 12601 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 11592 5967 11621 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 11621 5967 11655 6001
feedback add "Illegal overlap between obsli1c and locali (types do not connect)" medium
box 11655 5967 11713 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 11747 5967 11805 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 11839 5967 11897 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 11931 5967 11989 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12023 5967 12081 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12115 5967 12173 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12207 5967 12265 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12299 5967 12357 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12391 5967 12420 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12599 5967 12633 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium
box 12667 5967 12696 6001
feedback add "Illegal overlap between obsli1 and locali (types do not connect)" medium

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff