riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Apply automatic changes to Manifest and README.rst

This commit is contained in:
RTimothyEdwards 2023-06-07 17:37:57 +00:00 committed by My GitHub Actions Bot
parent 8bcd0f8626
commit 5ca0878b34
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
manifest
View File

@ -6,8 +6,10 @@
5f8e2d6670ce912bc209201d23430f62730e2627 verilog/rtl/__user_project_la_example.v 5f8e2d6670ce912bc209201d23430f62730e2627 verilog/rtl/__user_project_la_example.v
cc82a78753f5f5d0a1519bd81adbcff8a4296d91 verilog/rtl/__user_project_wrapper.v cc82a78753f5f5d0a1519bd81adbcff8a4296d91 verilog/rtl/__user_project_wrapper.v
3c8c04f53b2848dc46132cda82c614e06e56571b verilog/rtl/buff_flash_clkrst.v 3c8c04f53b2848dc46132cda82c614e06e56571b verilog/rtl/buff_flash_clkrst.v
8a23782a7870d50eb281d72bebf13320cd009813 verilog/rtl/caravan.v 14064261ec18d633a5d72b45b2347c388f2f446f verilog/rtl/caravan.v
120661aaee20d83948e5e419a88ca9b63531ec95 verilog/rtl/caravan_core.v 120661aaee20d83948e5e419a88ca9b63531ec95 verilog/rtl/caravan_core.v
e68fd2e085679d0f61040115fdd1d50651705d3a verilog/rtl/caravan_logo.v
d265ea6bf861e3f5c1b1b984ae057dbaed995008 verilog/rtl/caravan_motto.v
d36e539fad7563a03974cb7d18489e6a0ccfe80d verilog/rtl/caravan_netlists.v d36e539fad7563a03974cb7d18489e6a0ccfe80d verilog/rtl/caravan_netlists.v
a3d12a2d2d3596800bec47d1266dce2399a2fcc6 verilog/rtl/caravan_openframe.v a3d12a2d2d3596800bec47d1266dce2399a2fcc6 verilog/rtl/caravan_openframe.v
b532b4c6315c29fd19fe38ac221b6fc41e6f5ecb verilog/rtl/caravan_power_routing.v b532b4c6315c29fd19fe38ac221b6fc41e6f5ecb verilog/rtl/caravan_power_routing.v
@ -24,6 +26,7 @@ f2242e1f295ee5efeacea51698f706a2cfd97c28 verilog/rtl/chip_io_alt.v
126aff02aa229dc346301c552d785dec76a4d68e verilog/rtl/clock_div.v 126aff02aa229dc346301c552d785dec76a4d68e verilog/rtl/clock_div.v
941bd7636e7558b045faa3d8c6ba2d91b4c4b798 verilog/rtl/constant_block.v 941bd7636e7558b045faa3d8c6ba2d91b4c4b798 verilog/rtl/constant_block.v
58fd210a64e502fb231d843eada4052f923d788d verilog/rtl/copyright_block.v 58fd210a64e502fb231d843eada4052f923d788d verilog/rtl/copyright_block.v
c254b1c442ca54e018d548d96d2ad0bb122a1203 verilog/rtl/copyright_block_a.v
653b230c7cbf092a6210ba7820bc942f312e53f3 verilog/rtl/debug_regs.v 653b230c7cbf092a6210ba7820bc942f312e53f3 verilog/rtl/debug_regs.v
2a7b5d508735fd485f8adcb3f8766ea3830091c2 verilog/rtl/digital_pll.v 2a7b5d508735fd485f8adcb3f8766ea3830091c2 verilog/rtl/digital_pll.v
ce49f9af199b5f16d2c39c417d58e5890bc7bab2 verilog/rtl/digital_pll_controller.v ce49f9af199b5f16d2c39c417d58e5890bc7bab2 verilog/rtl/digital_pll_controller.v