riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix mgmt_protect_hv gate-level netlist

This commit is contained in:
manarabdelaty 2021-12-07 13:38:30 +02:00
parent bd88221d17
commit 45f20e3a24
1 changed files with 4 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
verilog/gl/mgmt_protect_hv.v
View File

@ -27,8 +27,8 @@ module mgmt_protect_hv(mprj2_vdd_logic1, mprj_vdd_logic1, vccd, vssd, vdda1, vss
input vssd; input vssd;
sky130_fd_sc_hvl__conb_1 mprj2_logic_high_hvl ( sky130_fd_sc_hvl__conb_1 mprj2_logic_high_hvl (
.HI(mprj2_vdd_logic1_h), .HI(mprj2_vdd_logic1_h),
.VGND(vssd), .VGND(vssa2),
.VNB(vssd), .VNB(vssa2),
.VPB(vdda2), .VPB(vdda2),
.VPWR(vdda2) .VPWR(vdda2)
); );
@ -43,8 +43,8 @@ module mgmt_protect_hv(mprj2_vdd_logic1, mprj_vdd_logic1, vccd, vssd, vdda1, vss
); );
sky130_fd_sc_hvl__conb_1 mprj_logic_high_hvl ( sky130_fd_sc_hvl__conb_1 mprj_logic_high_hvl (
.HI(mprj_vdd_logic1_h), .HI(mprj_vdd_logic1_h),
.VGND(vssd), .VGND(vssa1),
.VNB(vssd), .VNB(vssa1),
.VPB(vdda1), .VPB(vdda1),
.VPWR(vdda1) .VPWR(vdda1)
); );
@ -57,6 +57,4 @@ module mgmt_protect_hv(mprj2_vdd_logic1, mprj_vdd_logic1, vccd, vssd, vdda1, vss
.VPWR(vdda1), .VPWR(vdda1),
.X(mprj_vdd_logic1) .X(mprj_vdd_logic1)
); );
assign vssd = vssa2;
assign vssa1 = vssa2;
endmodule endmodule