Merge pull request #241 from efabless/buff_power_connection

added power connection to buffer rtl
This commit is contained in:
Marwan Abbas 2022-10-15 13:35:30 +02:00 committed by GitHub
commit 3f7a9d0491
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 21 additions and 4 deletions

View File

@ -4,11 +4,16 @@
79cdb50a7dd60f69b63c0b6440b0dea35386387d verilog/rtl/__user_project_gpio_example.v
5f8e2d6670ce912bc209201d23430f62730e2627 verilog/rtl/__user_project_la_example.v
cc82a78753f5f5d0a1519bd81adbcff8a4296d91 verilog/rtl/__user_project_wrapper.v
65594673d24b42cce78491c8a695a147d8ead2ce verilog/rtl/buff_flash_clkrst.v
4522053af6a06a8e6a4aa876552fc79f8fe0b449 verilog/rtl/buff_flash_clkrst.v
f93c57988b0044d2bff4470a84b5eddc158f2094 verilog/rtl/caravan.v
1b8dc7f0a4f2196b7c2de926af9c648ebf315f3d verilog/rtl/caravan_netlists.v
a3d12a2d2d3596800bec47d1266dce2399a2fcc6 verilog/rtl/caravan_openframe.v
aa32de1020aca27ad9cc5318627e7c437302ae98 verilog/rtl/caravel.v
4522053af6a06a8e6a4aa876552fc79f8fe0b449 verilog/rtl/buff_flash_clkrst.v
9bfe4a18a8b9a68fc21cfa07884f99409ec1f72d verilog/rtl/caravan.v
06e92151b5928e3f28e30a5cde76f7dd6530ed91 verilog/rtl/caravan_netlists.v
a3d12a2d2d3596800bec47d1266dce2399a2fcc6 verilog/rtl/caravan_openframe.v
b7ac4e432861dff22eadb50beee88c487c744201 verilog/rtl/caravel.v
aa32de1020aca27ad9cc5318627e7c437302ae98 verilog/rtl/caravel.v
2fe34f043edbe87c626e5616ad54f82c9ba067c2 verilog/rtl/caravel_clocking.v
3b9185fd0dc2d0e8c49f1af3d14724e0948fe650 verilog/rtl/caravel_openframe.v
d97cb60c8d125d6098111d4f0aa00410515770eb verilog/rtl/caravel_power_routing.v

View File

@ -1,5 +1,17 @@
module buff_flash_clkrst (input[11:0] in_n, input[2:0] in_s, output[11:0] out_s, output[2:0] out_n);
module buff_flash_clkrst (
input[11:0] in_n,
input[2:0] in_s,
output[11:0] out_s,
output[2:0] out_n,
input VPWR,
input VGND);
sky130_fd_sc_hd__clkbuf_8 BUF[14:0] (.A({in_n, in_s}), .X({out_s, out_n}) );
sky130_fd_sc_hd__clkbuf_8 BUF[14:0] (
.A({in_n, in_s}),
.X({out_s, out_n}),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
endmodule