riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

update openlane views

This commit is contained in:
mo-hosni 2022-10-16 03:45:30 -07:00
parent df2cd63152
commit 3f0bddbcc6
6 changed files with 7172 additions and 14604 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
gds/housekeeping.gds.gz
View File

Binary file not shown.

6792
mag/housekeeping.mag
View File

File diff suppressed because it is too large Load Diff

6
maglef/housekeeping.mag
View File

@ -1,7 +1,7 @@
magic
tech sky130A
magscale 1 2
timestamp 1665764285
timestamp 1665915522
<< obsli1 >>
rect 1104 2159 72864 107729
<< obsm1 >>
@ -1607,8 +1607,8 @@ port 354 nsew signal input
string FIXED_BBOX 0 0 74046 110190
string LEFclass BLOCK
string LEFview TRUE
string GDS_END 24444280
string GDS_FILE ../gds/housekeeping.gds
string GDS_END 24153662
string GDS_FILE /home/hosni/caravel/openlane/housekeeping/runs/22_10_16_03_09/results/signoff/housekeeping.magic.gds
string GDS_START 1166508
<< end >>

4
openlane/housekeeping/config.tcl
View File

@ -92,4 +92,6 @@ set ::env(GRT_MAX_DIODE_INS_ITERS) 10
# set ::env(CTS_CLK_BUFFER_LIST) {sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__clkbuf_4}
# set ::env(CTS_ROOT_BUFFER) {sky130_fd_sc_hd__clkbuf_8}
# set ::env(CTS_CLK_MAX_WIRE_LENGTH) 120
set ::env(CTS_MAX_CAP) 0.25
set ::env(CTS_MAX_CAP) 0.25
set ::env(MAGIC_DEF_LABELS) 0

2
signoff/housekeeping/metrics.csv
View File

@ -1,2 +1,2 @@
design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/hosni/My_forks/FINAL/caravel/openlane/housekeeping,housekeeping,22_10_14_09_08,flow completed,0h11m18s0ms,0h7m28s0ms,-2.0,0.20397821850000003,-1,27.46,1771.51,-1,0,0,0,0,0,0,0,-1,0,-1,-1,557360,64424,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,340531607.0,0.0,58.02,76.87,26.49,60.61,2.55,8363,9422,189,1195,0,0,0,9086,156,1,144,323,4521,44,5,170,942,889,20,388,2646,0,3034,189331.584,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,10.0,100.0,10.0,AREA 0,20,50,1,153.6,153.18,0.31,0.3,sky130_fd_sc_hd,3
/home/hosni/caravel/openlane/housekeeping,housekeeping,22_10_16_03_09,flow completed,0h10m59s0ms,0h7m14s0ms,-2.0,0.20397821850000003,-1,27.46,1741.04,-1,0,0,0,0,0,0,0,-1,0,-1,-1,557360,64424,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,340531607.0,0.0,58.02,76.87,26.49,60.61,2.55,8363,9422,189,1195,0,0,0,9086,156,1,144,323,4521,44,5,170,942,889,20,388,2646,0,3034,189331.584,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,10.0,100.0,10.0,AREA 0,20,50,1,153.6,153.18,0.31,0.3,sky130_fd_sc_hd,3

1 design design_name config flow_status total_runtime routed_runtime (Cell/mm^2)/Core_Util DIEAREA_mm^2 CellPer_mm^2 OpenDP_Util Peak_Memory_Usage_MB cell_count tritonRoute_violations Short_violations MetSpc_violations OffGrid_violations MinHole_violations Other_violations Magic_violations antenna_violations lvs_total_errors cvc_total_errors klayout_violations wire_length vias wns pl_wns optimized_wns fastroute_wns spef_wns tns pl_tns optimized_tns fastroute_tns spef_tns HPWL routing_layer1_pct routing_layer2_pct routing_layer3_pct routing_layer4_pct routing_layer5_pct routing_layer6_pct wires_count wire_bits public_wires_count public_wire_bits memories_count memory_bits processes_count cells_pre_abc AND DFF NAND NOR OR XOR XNOR MUX inputs outputs level EndCaps TapCells Diodes Total_Physical_Cells CoreArea_um^2 power_slowest_internal_uW power_slowest_switching_uW power_slowest_leakage_uW power_typical_internal_uW power_typical_switching_uW power_typical_leakage_uW power_fastest_internal_uW power_fastest_switching_uW power_fastest_leakage_uW critical_path_ns suggested_clock_period suggested_clock_frequency CLOCK_PERIOD SYNTH_STRATEGY SYNTH_MAX_FANOUT FP_CORE_UTIL FP_ASPECT_RATIO FP_PDN_VPITCH FP_PDN_HPITCH PL_TARGET_DENSITY GRT_ADJUSTMENT STD_CELL_LIBRARY DIODE_INSERTION_STRATEGY
2 /home/hosni/My_forks/FINAL/caravel/openlane/housekeeping /home/hosni/caravel/openlane/housekeeping housekeeping 22_10_14_09_08 22_10_16_03_09 flow completed 0h11m18s0ms 0h10m59s0ms 0h7m28s0ms 0h7m14s0ms -2.0 0.20397821850000003 -1 27.46 1771.51 1741.04 -1 0 0 0 0 0 0 0 -1 0 -1 -1 557360 64424 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 340531607.0 0.0 58.02 76.87 26.49 60.61 2.55 8363 9422 189 1195 0 0 0 9086 156 1 144 323 4521 44 5 170 942 889 20 388 2646 0 3034 189331.584 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 10.0 100.0 10.0 AREA 0 20 50 1 153.6 153.18 0.31 0.3 sky130_fd_sc_hd 3

14972
spi/lvs/housekeeping.spice
View File

File diff suppressed because it is too large Load Diff