Added user 1.8V power supply rails to the chip_io and chip_io_alt

layouts.  Because the 1.8V domains are no longer within the pad
ring buses, they need to be connected together in the cell.  These
internal lines were previously in the power routing cells.
This commit is contained in:
Tim Edwards 2021-11-10 17:13:43 -05:00
parent 7820f7a969
commit 27fdba364b
2 changed files with 3126 additions and 2603 deletions

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff