riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

consider test debug be use only dff in linkerscript since test write to the dff2 ram and align the addresses generated (#308)

This commit is contained in:
M0stafaRady 2022-10-19 21:29:24 +02:00 committed by GitHub
parent 84c185bd21
commit 23b2045abe
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
verilog/dv/cocotb/tests/debug/debug.py
View File

@ -35,7 +35,7 @@ async def debug(dut):
# caravelEnv.drive_gpio_in((0,0),1) # IO[0] affects the uart selecting btw system and debug # caravelEnv.drive_gpio_in((0,0),1) # IO[0] affects the uart selecting btw system and debug
cocotb.log.info(f"[TEST] Start debug test") cocotb.log.info(f"[TEST] Start debug test")
# send random data to address 30'h00400024 and expect to recieve the same data back it back # send random data to address 30'h00400024 and expect to recieve the same data back it back
dff_address = random.randint(0x00000400, 0x00000600) dff_address = random.randint(0x00000400, 0x00000600) & 0xFFFFFFFC
data = random.getrandbits(32) data = random.getrandbits(32)
address = dff_address >>2 # address has to be shifted address = dff_address >>2 # address has to be shifted
# data = 0xFFFFFFF0 # data = 0xFFFFFFF0

2
verilog/dv/cocotb/verify_cocotb.py
View File

@ -163,7 +163,7 @@ class RunTest:
def hex_generate(self): def hex_generate(self):
tests_use_dff2 = ["mem_dff"] tests_use_dff2 = ["mem_dff"]
tests_use_dff = ["mem_dff2"] tests_use_dff = ["mem_dff2","debug"]
#open docker #open docker
test_path =self.test_path() test_path =self.test_path()
self.cd_make() self.cd_make()