riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

change instance names for gpio control blocks to avoid arrays not starting at 0

This commit is contained in:
mo-hosni 2024-03-13 20:45:19 +02:00
parent acfa7772b1
commit 0dbdb4df96
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
verilog/rtl/caravel_core.v
View File

@ -1324,7 +1324,7 @@ module caravel_core (
/* Section 2 GPIOs (GPIO 19 to 26) */
gpio_control_block gpio_control_in_2 [7:0] (
gpio_control_block gpio_control_in_2_1 [7:0] (
`ifdef USE_POWER_PINS
.vccd(vccd),
.vssd(vssd),
@ -1377,7 +1377,7 @@ module caravel_core (
/* Section 2 GPIOs (GPIO 27 to 31) DFT jtag */
gpio_control_block_mgmt gpio_control_in_2 [12:8] (
gpio_control_block_mgmt gpio_control_in_2_2 [4:0] (
`ifdef USE_POWER_PINS
.vccd(vccd),
.vssd(vssd),
@ -1429,7 +1429,7 @@ module caravel_core (
);
/* Section 2 GPIOs (GPIO 32 to 34) */
gpio_control_block_mgmt gpio_control_in_2 [15:13] (
gpio_control_block_mgmt gpio_control_in_2_3 [2:0] (
`ifdef USE_POWER_PINS
.vccd(vccd),
.vssd(vssd),