riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Corrected the two failing testbenches (which needed fixing because 

the implementation of the housekeeping module changed the addresses
of the signals being exercised).
This commit is contained in:
Tim Edwards 2021-10-28 22:20:46 -04:00
parent 787f1c3dae
commit 00e0a5f603
2 changed files with 54 additions and 46 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
verilog/dv/wb_utests/mprj_ctrl/mprj_ctrl_tb.v
View File

@ -34,6 +34,8 @@ module mprj_ctrl_tb;
reg [31:0] wb_dat_i;
reg [31:0] wb_adr_i;
reg porb;
wire wb_ack_o;
wire [31:0] wb_dat_o;
@ -51,8 +53,8 @@ module mprj_ctrl_tb;
always #1 wb_clk_i = ~wb_clk_i;
// Mega Project Control Registers
wire [31:0] mprj_ctrl = uut.GPIO_BASE_ADR | 8'h6a;
wire [31:0] pwr_ctrl = uut.GPIO_BASE_ADR | 8'h6e;
wire [31:0] mprj_ctrl = uut.GPIO_BASE_ADR | 8'h24;
wire [31:0] pwr_ctrl = uut.GPIO_BASE_ADR | 8'h04;
initial begin
$dumpfile("mprj_ctrl_tb.vcd");
@ -72,16 +74,20 @@ module mprj_ctrl_tb;
initial begin
// Reset Operation
porb = 0;
wb_rst_i = 1;
#2;
porb = 1;
#2;
wb_rst_i = 0;
#2;
for (i=0; i<`MPRJ_IO_PADS; i=i+1) begin
data = $urandom_range(0, 2**(7));
write(mprj_ctrl+i*4, data);
#2;
#20;
read(mprj_ctrl+i*4);
#20;
if (wb_dat_o !== data) begin
$display("Monitor: R/W from IO-CTRL Failed.");
$finish;
@ -90,8 +96,9 @@ module mprj_ctrl_tb;
data = $urandom_range(0, 2**(`MPRJ_PWR_PADS-2));
write(pwr_ctrl, data);
#2;
#20;
read(pwr_ctrl);
#20;
if (wb_dat_o !== data) begin
$display("Monitor: R/W from POWER-CTRL Failed.");
$finish;
@ -145,6 +152,7 @@ module mprj_ctrl_tb;
endtask
housekeeping uut(
.porb(porb),
.wb_clk_i(wb_clk_i),
.wb_rst_i(wb_rst_i),
.wb_stb_i(wb_stb_i),

38
verilog/dv/wb_utests/sysctrl_wb/sysctrl_wb_tb.v
View File

@ -34,6 +34,8 @@ module sysctrl_wb_tb;
reg [31:0] wb_dat_i;
reg [31:0] wb_adr_i;
reg porb;
wire wb_ack_o;
wire [31:0] wb_dat_o;
@ -65,46 +67,43 @@ module sysctrl_wb_tb;
integer i;
// System Control Default Register Addresses
wire [31:0] clk_out_adr = uut.SYS_BASE_ADR | 8'h1b;
wire [31:0] trap_out_adr = uut.SYS_BASE_ADR | 8'h1b;
wire [31:0] irq_src_adr = uut.SYS_BASE_ADR | 8'h1c;
wire [31:0] clk_out_adr = uut.SYS_BASE_ADR | 8'h04;
wire [31:0] irq_src_adr = uut.SYS_BASE_ADR | 8'h0c;
reg clk1_output_dest;
reg clk2_output_dest;
reg trap_output_dest;
reg [1:0] clk2_output_dest;
reg [2:0] trap_output_dest;
reg irq_7_inputsrc;
reg irq_8_inputsrc;
reg [1:0] irq_8_inputsrc;
initial begin
// Reset Operation
porb = 0;
wb_rst_i = 1;
#2;
porb = 1;
#2;
wb_rst_i = 0;
#2;
clk1_output_dest = 1'b1;
clk2_output_dest = 1'b1;
trap_output_dest = 1'b1;
clk2_output_dest = 2'b10;
trap_output_dest = 3'b100;
irq_7_inputsrc = 1'b1;
irq_8_inputsrc = 1'b1;
irq_8_inputsrc = 2'b10;
// Write to System Control Registers
write(clk_out_adr, clk1_output_dest);
write(trap_out_adr, trap_output_dest);
write(clk_out_adr, clk2_output_dest);
#20;
write(irq_src_adr, irq_7_inputsrc);
#2;
#20;
read(clk_out_adr);
if (wb_dat_o !== clk1_output_dest) begin
if (wb_dat_o !== clk2_output_dest) begin
$display("Error reading CLK1 output destination register.");
$finish;
end
read(trap_out_adr);
if (wb_dat_o !== trap_output_dest) begin
$display("Error reading trap output destination register.");
$finish;
end
#20;
read(irq_src_adr);
if (wb_dat_o !== irq_7_inputsrc) begin
$display("Error reading IRQ7 input source register.");
@ -158,6 +157,7 @@ module sysctrl_wb_tb;
endtask
housekeeping uut(
.porb(porb),
.wb_clk_i(wb_clk_i),
.wb_rst_i(wb_rst_i),
.wb_stb_i(wb_stb_i),