caravel/verilog/rtl/open_source.v

module open_source ();
endmodule